Subversion Repositories Kolibri OS

Rev

Rev 1404 | Rev 1428 | Go to most recent revision | Blame | Compare with Previous | Last modification | View Log | Download | RSS feed

  1. /*
  2.  * Copyright 2008 Advanced Micro Devices, Inc.
  3.  * Copyright 2008 Red Hat Inc.
  4.  * Copyright 2009 Jerome Glisse.
  5.  *
  6.  * Permission is hereby granted, free of charge, to any person obtaining a
  7.  * copy of this software and associated documentation files (the "Software"),
  8.  * to deal in the Software without restriction, including without limitation
  9.  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  10.  * and/or sell copies of the Software, and to permit persons to whom the
  11.  * Software is furnished to do so, subject to the following conditions:
  12.  *
  13.  * The above copyright notice and this permission notice shall be included in
  14.  * all copies or substantial portions of the Software.
  15.  *
  16.  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  17.  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  18.  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
  19.  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
  20.  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
  21.  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  22.  * OTHER DEALINGS IN THE SOFTWARE.
  23.  *
  24.  * Authors: Dave Airlie
  25.  *          Alex Deucher
  26.  *          Jerome Glisse
  27.  */
  28. #ifndef __RADEON_H__
  29. #define __RADEON_H__
  30.  
  31. /* TODO: Here are things that needs to be done :
  32.  *      - surface allocator & initializer : (bit like scratch reg) should
  33.  *        initialize HDP_ stuff on RS600, R600, R700 hw, well anythings
  34.  *        related to surface
  35.  *      - WB : write back stuff (do it bit like scratch reg things)
  36.  *      - Vblank : look at Jesse's rework and what we should do
  37.  *      - r600/r700: gart & cp
  38.  *      - cs : clean cs ioctl use bitmap & things like that.
  39.  *      - power management stuff
  40.  *      - Barrier in gart code
  41.  *      - Unmappabled vram ?
  42.  *      - TESTING, TESTING, TESTING
  43.  */
  44.  
  45. /* Initialization path:
  46.  *  We expect that acceleration initialization might fail for various
  47.  *  reasons even thought we work hard to make it works on most
  48.  *  configurations. In order to still have a working userspace in such
  49.  *  situation the init path must succeed up to the memory controller
  50.  *  initialization point. Failure before this point are considered as
  51.  *  fatal error. Here is the init callchain :
  52.  *      radeon_device_init  perform common structure, mutex initialization
  53.  *      asic_init           setup the GPU memory layout and perform all
  54.  *                          one time initialization (failure in this
  55.  *                          function are considered fatal)
  56.  *      asic_startup        setup the GPU acceleration, in order to
  57.  *                          follow guideline the first thing this
  58.  *                          function should do is setting the GPU
  59.  *                          memory controller (only MC setup failure
  60.  *                          are considered as fatal)
  61.  */
  62.  
  63. #include <asm/atomic.h>
  64.  
  65. #include <linux/list.h>
  66. #include <linux/kref.h>
  67.  
  68. #include <ttm/ttm_bo_api.h>
  69. #include <ttm/ttm_bo_driver.h>
  70. #include <ttm/ttm_placement.h>
  71. #include <ttm/ttm_module.h>
  72.  
  73.  
  74. #include <pci.h>
  75.  
  76. #include <errno-base.h>
  77. #include "drm_edid.h"
  78.  
  79. #include "radeon_family.h"
  80. #include "radeon_mode.h"
  81. #include "radeon_reg.h"
  82.  
  83. #include <syscall.h>
  84.  
  85. /*
  86.  * Modules parameters.
  87.  */
  88. extern int radeon_no_wb;
  89. extern int radeon_modeset;
  90. extern int radeon_dynclks;
  91. extern int radeon_r4xx_atom;
  92. extern int radeon_agpmode;
  93. extern int radeon_vram_limit;
  94. extern int radeon_gart_size;
  95. extern int radeon_benchmarking;
  96. extern int radeon_testing;
  97. extern int radeon_connector_table;
  98. extern int radeon_tv;
  99. extern int radeon_new_pll;
  100. extern int radeon_audio;
  101.  
  102. typedef struct
  103. {
  104.   int width;
  105.   int height;
  106.   int bpp;
  107.   int freq;
  108. }videomode_t;
  109.  
  110. static inline uint8_t __raw_readb(const volatile void __iomem *addr)
  111. {
  112.     return *(const volatile uint8_t __force *) addr;
  113. }
  114.  
  115. static inline uint16_t __raw_readw(const volatile void __iomem *addr)
  116. {
  117.     return *(const volatile uint16_t __force *) addr;
  118. }
  119.  
  120. static inline uint32_t __raw_readl(const volatile void __iomem *addr)
  121. {
  122.     return *(const volatile uint32_t __force *) addr;
  123. }
  124.  
  125. #define readb __raw_readb
  126. #define readw __raw_readw
  127. #define readl __raw_readl
  128.  
  129.  
  130.  
  131. static inline void __raw_writeb(uint8_t b, volatile void __iomem *addr)
  132. {
  133.     *(volatile uint8_t __force *) addr = b;
  134. }
  135.  
  136. static inline void __raw_writew(uint16_t b, volatile void __iomem *addr)
  137. {
  138.     *(volatile uint16_t __force *) addr = b;
  139. }
  140.  
  141. static inline void __raw_writel(uint32_t b, volatile void __iomem *addr)
  142. {
  143.     *(volatile uint32_t __force *) addr = b;
  144. }
  145.  
  146. static inline void __raw_writeq(__u64 b, volatile void __iomem *addr)
  147. {
  148.         *(volatile __u64 *)addr = b;
  149. }
  150.  
  151. #define writeb __raw_writeb
  152. #define writew __raw_writew
  153. #define writel __raw_writel
  154. #define writeq __raw_writeq
  155.  
  156.  
  157. /*
  158.  * Copy from radeon_drv.h so we don't have to include both and have conflicting
  159.  * symbol;
  160.  */
  161. #define RADEON_MAX_USEC_TIMEOUT         100000  /* 100 ms */
  162. #define RADEON_IB_POOL_SIZE             16
  163. #define RADEON_DEBUGFS_MAX_NUM_FILES    32
  164. #define RADEONFB_CONN_LIMIT             4
  165. #define RADEON_BIOS_NUM_SCRATCH         8
  166.  
  167. /*
  168.  * Errata workarounds.
  169.  */
  170. enum radeon_pll_errata {
  171.     CHIP_ERRATA_R300_CG             = 0x00000001,
  172.     CHIP_ERRATA_PLL_DUMMYREADS      = 0x00000002,
  173.     CHIP_ERRATA_PLL_DELAY           = 0x00000004
  174. };
  175.  
  176.  
  177. struct radeon_device;
  178.  
  179.  
  180. /*
  181.  * BIOS.
  182.  */
  183. bool radeon_get_bios(struct radeon_device *rdev);
  184.  
  185.  
  186. /*
  187.  * Dummy page
  188.  */
  189. struct radeon_dummy_page {
  190.         struct page     *page;
  191.         dma_addr_t      addr;
  192. };
  193. int radeon_dummy_page_init(struct radeon_device *rdev);
  194. void radeon_dummy_page_fini(struct radeon_device *rdev);
  195.  
  196.  
  197. /*
  198.  * Clocks
  199.  */
  200. struct radeon_clock {
  201.         struct radeon_pll p1pll;
  202.         struct radeon_pll p2pll;
  203.         struct radeon_pll spll;
  204.         struct radeon_pll mpll;
  205.         /* 10 Khz units */
  206.         uint32_t default_mclk;
  207.         uint32_t default_sclk;
  208. };
  209.  
  210. /*
  211.  * Power management
  212.  */
  213. int radeon_pm_init(struct radeon_device *rdev);
  214.  
  215. /*
  216.  * Fences.
  217.  */
  218. struct radeon_fence_driver {
  219.         uint32_t                        scratch_reg;
  220.         atomic_t                        seq;
  221.         uint32_t                        last_seq;
  222.         unsigned long                   count_timeout;
  223. //      wait_queue_head_t               queue;
  224.         rwlock_t                        lock;
  225.         struct list_head                created;
  226.         struct list_head                emited;
  227.         struct list_head                signaled;
  228.         bool                            initialized;
  229. };
  230.  
  231. struct radeon_fence {
  232.         struct radeon_device            *rdev;
  233.         struct kref                     kref;
  234.         struct list_head                list;
  235.         /* protected by radeon_fence.lock */
  236.         uint32_t                        seq;
  237.         unsigned long                   timeout;
  238.         bool                            emited;
  239.         bool                            signaled;
  240. };
  241.  
  242. int radeon_fence_driver_init(struct radeon_device *rdev);
  243. void radeon_fence_driver_fini(struct radeon_device *rdev);
  244. int radeon_fence_create(struct radeon_device *rdev, struct radeon_fence **fence);
  245. int radeon_fence_emit(struct radeon_device *rdev, struct radeon_fence *fence);
  246. void radeon_fence_process(struct radeon_device *rdev);
  247. bool radeon_fence_signaled(struct radeon_fence *fence);
  248. int radeon_fence_wait(struct radeon_fence *fence, bool interruptible);
  249. int radeon_fence_wait_next(struct radeon_device *rdev);
  250. int radeon_fence_wait_last(struct radeon_device *rdev);
  251. struct radeon_fence *radeon_fence_ref(struct radeon_fence *fence);
  252. void radeon_fence_unref(struct radeon_fence **fence);
  253.  
  254. /*
  255.  * Tiling registers
  256.  */
  257. struct radeon_surface_reg {
  258.         struct radeon_bo *bo;
  259. };
  260.  
  261. #define RADEON_GEM_MAX_SURFACES 8
  262.  
  263. /*
  264.  * TTM.
  265.  */
  266. struct radeon_mman {
  267.         struct ttm_bo_global_ref        bo_global_ref;
  268.         struct ttm_global_reference     mem_global_ref;
  269.         struct ttm_bo_device            bdev;
  270.         bool                            mem_global_referenced;
  271.         bool                            initialized;
  272. };
  273.  
  274. struct radeon_bo {
  275.         /* Protected by gem.mutex */
  276.         struct list_head                list;
  277.         /* Protected by tbo.reserved */
  278.         u32                             placements[3];
  279.         struct ttm_placement            placement;
  280.         struct ttm_buffer_object        tbo;
  281.         struct ttm_bo_kmap_obj          kmap;
  282.     unsigned                    pin_count;
  283.     void                       *kptr;
  284.     u32                         cpu_addr;
  285.     u32                         tiling_flags;
  286.     u32                         pitch;
  287.     int                         surface_reg;
  288.         /* Constant after initialization */
  289.         struct radeon_device            *rdev;
  290.         struct drm_gem_object           *gobj;
  291.     u32                          domain;
  292. };
  293.  
  294. struct radeon_bo_list {
  295.         struct list_head        list;
  296.         struct radeon_bo        *bo;
  297.         uint64_t                gpu_offset;
  298.         unsigned                rdomain;
  299.         unsigned                wdomain;
  300.         u32                     tiling_flags;
  301. };
  302.  
  303. /*
  304.  * GEM objects.
  305.  */
  306. struct radeon_gem {
  307.         struct list_head        objects;
  308. };
  309.  
  310. int radeon_gem_init(struct radeon_device *rdev);
  311. void radeon_gem_fini(struct radeon_device *rdev);
  312. int radeon_gem_object_create(struct radeon_device *rdev, int size,
  313.                              int alignment, int initial_domain,
  314.                              bool discardable, bool kernel,
  315.                              struct drm_gem_object **obj);
  316. int radeon_gem_object_pin(struct drm_gem_object *obj, uint32_t pin_domain,
  317.                           uint64_t *gpu_addr);
  318. void radeon_gem_object_unpin(struct drm_gem_object *obj);
  319.  
  320.  
  321. /*
  322.  * GART structures, functions & helpers
  323.  */
  324. struct radeon_mc;
  325.  
  326. struct radeon_gart_table_ram {
  327.     volatile uint32_t       *ptr;
  328. };
  329.  
  330. struct radeon_gart_table_vram {
  331.         struct radeon_bo                *robj;
  332.     volatile uint32_t       *ptr;
  333. };
  334.  
  335. union radeon_gart_table {
  336.     struct radeon_gart_table_ram    ram;
  337.     struct radeon_gart_table_vram   vram;
  338. };
  339.  
  340. #define RADEON_GPU_PAGE_SIZE 4096
  341.  
  342. struct radeon_gart {
  343.     dma_addr_t          table_addr;
  344.     unsigned            num_gpu_pages;
  345.     unsigned            num_cpu_pages;
  346.     unsigned            table_size;
  347.     union radeon_gart_table     table;
  348.     struct page         **pages;
  349.     dma_addr_t          *pages_addr;
  350.     bool                ready;
  351. };
  352.  
  353. int radeon_gart_table_ram_alloc(struct radeon_device *rdev);
  354. void radeon_gart_table_ram_free(struct radeon_device *rdev);
  355. int radeon_gart_table_vram_alloc(struct radeon_device *rdev);
  356. void radeon_gart_table_vram_free(struct radeon_device *rdev);
  357. int radeon_gart_init(struct radeon_device *rdev);
  358. void radeon_gart_fini(struct radeon_device *rdev);
  359. void radeon_gart_unbind(struct radeon_device *rdev, unsigned offset,
  360.                         int pages);
  361. int radeon_gart_bind(struct radeon_device *rdev, unsigned offset,
  362.             int pages, u32_t *pagelist);
  363.  
  364.  
  365. /*
  366.  * GPU MC structures, functions & helpers
  367.  */
  368. struct radeon_mc {
  369.     resource_size_t     aper_size;
  370.     resource_size_t     aper_base;
  371.     resource_size_t     agp_base;
  372.         /* for some chips with <= 32MB we need to lie
  373.          * about vram size near mc fb location */
  374.         u64                     mc_vram_size;
  375.         u64                     gtt_location;
  376.         u64                     gtt_size;
  377.         u64                     gtt_start;
  378.         u64                     gtt_end;
  379.         u64                     vram_location;
  380.         u64                     vram_start;
  381.         u64                     vram_end;
  382.     unsigned            vram_width;
  383.         u64                     real_vram_size;
  384.     int                 vram_mtrr;
  385.     bool                vram_is_ddr;
  386.         bool                    igp_sideport_enabled;
  387. };
  388.  
  389. int radeon_mc_setup(struct radeon_device *rdev);
  390. bool radeon_combios_sideport_present(struct radeon_device *rdev);
  391. bool radeon_atombios_sideport_present(struct radeon_device *rdev);
  392.  
  393. /*
  394.  * GPU scratch registers structures, functions & helpers
  395.  */
  396. struct radeon_scratch {
  397.     unsigned        num_reg;
  398.     bool            free[32];
  399.     uint32_t        reg[32];
  400. };
  401.  
  402. int radeon_scratch_get(struct radeon_device *rdev, uint32_t *reg);
  403. void radeon_scratch_free(struct radeon_device *rdev, uint32_t reg);
  404.  
  405.  
  406. /*
  407.  * IRQS.
  408.  */
  409. struct radeon_irq {
  410.         bool            installed;
  411.         bool            sw_int;
  412.         /* FIXME: use a define max crtc rather than hardcode it */
  413.         bool            crtc_vblank_int[2];
  414.         /* FIXME: use defines for max hpd/dacs */
  415.         bool            hpd[6];
  416.     spinlock_t  sw_lock;
  417.         int sw_refcount;
  418. };
  419.  
  420. int radeon_irq_kms_init(struct radeon_device *rdev);
  421. void radeon_irq_kms_fini(struct radeon_device *rdev);
  422. void radeon_irq_kms_sw_irq_get(struct radeon_device *rdev);
  423. void radeon_irq_kms_sw_irq_put(struct radeon_device *rdev);
  424.  
  425. /*
  426.  * CP & ring.
  427.  */
  428. struct radeon_ib {
  429.     struct list_head    list;
  430.         unsigned long           idx;
  431.     uint64_t            gpu_addr;
  432.         struct radeon_fence     *fence;
  433.     uint32_t            *ptr;
  434.     uint32_t            length_dw;
  435. };
  436.  
  437. /*
  438.  * locking -
  439.  * mutex protects scheduled_ibs, ready, alloc_bm
  440.  */
  441. struct radeon_ib_pool {
  442. //   struct mutex        mutex;
  443.         struct radeon_bo        *robj;
  444.         struct list_head        scheduled_ibs;
  445.         struct radeon_ib        ibs[RADEON_IB_POOL_SIZE];
  446.     bool                ready;
  447.         DECLARE_BITMAP(alloc_bm, RADEON_IB_POOL_SIZE);
  448. };
  449.  
  450. struct radeon_cp {
  451.         struct radeon_bo        *ring_obj;
  452.         volatile uint32_t       *ring;
  453.     unsigned            rptr;
  454.     unsigned            wptr;
  455.     unsigned            wptr_old;
  456.     unsigned            ring_size;
  457.     unsigned            ring_free_dw;
  458.     int                 count_dw;
  459.     uint64_t            gpu_addr;
  460.     uint32_t            align_mask;
  461.     uint32_t            ptr_mask;
  462. //      struct mutex            mutex;
  463.     bool                ready;
  464. };
  465.  
  466. /*
  467.  * R6xx+ IH ring
  468.  */
  469. struct r600_ih {
  470.         struct radeon_bo        *ring_obj;
  471.         volatile uint32_t       *ring;
  472.     unsigned            rptr;
  473.     unsigned            wptr;
  474.     unsigned            wptr_old;
  475.     unsigned            ring_size;
  476.     uint64_t            gpu_addr;
  477.     uint32_t            ptr_mask;
  478.     spinlock_t              lock;
  479.     bool                enabled;
  480. };
  481.  
  482. struct r600_blit {
  483.         struct radeon_bo        *shader_obj;
  484.         u64 shader_gpu_addr;
  485.         u32 vs_offset, ps_offset;
  486.         u32 state_offset;
  487.         u32 state_len;
  488.         u32 vb_used, vb_total;
  489.         struct radeon_ib *vb_ib;
  490. };
  491.  
  492. int radeon_ib_get(struct radeon_device *rdev, struct radeon_ib **ib);
  493. void radeon_ib_free(struct radeon_device *rdev, struct radeon_ib **ib);
  494. int radeon_ib_schedule(struct radeon_device *rdev, struct radeon_ib *ib);
  495. int radeon_ib_pool_init(struct radeon_device *rdev);
  496. void radeon_ib_pool_fini(struct radeon_device *rdev);
  497. int radeon_ib_test(struct radeon_device *rdev);
  498. /* Ring access between begin & end cannot sleep */
  499. void radeon_ring_free_size(struct radeon_device *rdev);
  500. int radeon_ring_lock(struct radeon_device *rdev, unsigned ndw);
  501. void radeon_ring_unlock_commit(struct radeon_device *rdev);
  502. void radeon_ring_unlock_undo(struct radeon_device *rdev);
  503. int radeon_ring_test(struct radeon_device *rdev);
  504. int radeon_ring_init(struct radeon_device *rdev, unsigned ring_size);
  505. void radeon_ring_fini(struct radeon_device *rdev);
  506.  
  507.  
  508. /*
  509.  * CS.
  510.  */
  511. struct radeon_cs_reloc {
  512. //      struct drm_gem_object           *gobj;
  513.         struct radeon_bo                *robj;
  514. //    struct radeon_bo_list   lobj;
  515.     uint32_t                handle;
  516.     uint32_t                flags;
  517. };
  518.  
  519. struct radeon_cs_chunk {
  520.         uint32_t                chunk_id;
  521.         uint32_t                length_dw;
  522.         int kpage_idx[2];
  523.         uint32_t                *kpage[2];
  524.         uint32_t                *kdata;
  525.         void __user *user_ptr;
  526.         int last_copied_page;
  527.         int last_page_index;
  528. };
  529.  
  530. struct radeon_cs_parser {
  531.         struct radeon_device    *rdev;
  532. //      struct drm_file         *filp;
  533.         /* chunks */
  534.         unsigned                nchunks;
  535.         struct radeon_cs_chunk  *chunks;
  536.         uint64_t                *chunks_array;
  537.         /* IB */
  538.         unsigned                idx;
  539.         /* relocations */
  540.         unsigned                nrelocs;
  541.         struct radeon_cs_reloc  *relocs;
  542.         struct radeon_cs_reloc  **relocs_ptr;
  543.         struct list_head        validated;
  544.         /* indices of various chunks */
  545.         int                     chunk_ib_idx;
  546.         int                     chunk_relocs_idx;
  547.         struct radeon_ib        *ib;
  548.         void                    *track;
  549.         unsigned                family;
  550.         int parser_error;
  551. };
  552.  
  553. extern int radeon_cs_update_pages(struct radeon_cs_parser *p, int pg_idx);
  554. extern int radeon_cs_finish_pages(struct radeon_cs_parser *p);
  555.  
  556.  
  557. static inline u32 radeon_get_ib_value(struct radeon_cs_parser *p, int idx)
  558. {
  559.         struct radeon_cs_chunk *ibc = &p->chunks[p->chunk_ib_idx];
  560.         u32 pg_idx, pg_offset;
  561.         u32 idx_value = 0;
  562.         int new_page;
  563.  
  564.         pg_idx = (idx * 4) / PAGE_SIZE;
  565.         pg_offset = (idx * 4) % PAGE_SIZE;
  566.  
  567.         if (ibc->kpage_idx[0] == pg_idx)
  568.                 return ibc->kpage[0][pg_offset/4];
  569.         if (ibc->kpage_idx[1] == pg_idx)
  570.                 return ibc->kpage[1][pg_offset/4];
  571.  
  572.         new_page = radeon_cs_update_pages(p, pg_idx);
  573.         if (new_page < 0) {
  574.                 p->parser_error = new_page;
  575.                 return 0;
  576.         }
  577.  
  578.         idx_value = ibc->kpage[new_page][pg_offset/4];
  579.         return idx_value;
  580. }
  581.  
  582. struct radeon_cs_packet {
  583.         unsigned        idx;
  584.         unsigned        type;
  585.         unsigned        reg;
  586.         unsigned        opcode;
  587.         int             count;
  588.         unsigned        one_reg_wr;
  589. };
  590.  
  591. typedef int (*radeon_packet0_check_t)(struct radeon_cs_parser *p,
  592.                                       struct radeon_cs_packet *pkt,
  593.                                       unsigned idx, unsigned reg);
  594. typedef int (*radeon_packet3_check_t)(struct radeon_cs_parser *p,
  595.                                       struct radeon_cs_packet *pkt);
  596.  
  597.  
  598. /*
  599.  * AGP
  600.  */
  601. int radeon_agp_init(struct radeon_device *rdev);
  602. void radeon_agp_resume(struct radeon_device *rdev);
  603. void radeon_agp_fini(struct radeon_device *rdev);
  604.  
  605.  
  606. /*
  607.  * Writeback
  608.  */
  609. struct radeon_wb {
  610.         struct radeon_bo        *wb_obj;
  611.         volatile uint32_t       *wb;
  612.         uint64_t                gpu_addr;
  613. };
  614.  
  615. /**
  616.  * struct radeon_pm - power management datas
  617.  * @max_bandwidth:      maximum bandwidth the gpu has (MByte/s)
  618.  * @igp_sideport_mclk:  sideport memory clock Mhz (rs690,rs740,rs780,rs880)
  619.  * @igp_system_mclk:    system clock Mhz (rs690,rs740,rs780,rs880)
  620.  * @igp_ht_link_clk:    ht link clock Mhz (rs690,rs740,rs780,rs880)
  621.  * @igp_ht_link_width:  ht link width in bits (rs690,rs740,rs780,rs880)
  622.  * @k8_bandwidth:       k8 bandwidth the gpu has (MByte/s) (IGP)
  623.  * @sideport_bandwidth: sideport bandwidth the gpu has (MByte/s) (IGP)
  624.  * @ht_bandwidth:       ht bandwidth the gpu has (MByte/s) (IGP)
  625.  * @core_bandwidth:     core GPU bandwidth the gpu has (MByte/s) (IGP)
  626.  * @sclk:               GPU clock Mhz (core bandwith depends of this clock)
  627.  * @needed_bandwidth:   current bandwidth needs
  628.  *
  629.  * It keeps track of various data needed to take powermanagement decision.
  630.  * Bandwith need is used to determine minimun clock of the GPU and memory.
  631.  * Equation between gpu/memory clock and available bandwidth is hw dependent
  632.  * (type of memory, bus size, efficiency, ...)
  633.  */
  634. struct radeon_pm {
  635.         fixed20_12              max_bandwidth;
  636.         fixed20_12              igp_sideport_mclk;
  637.         fixed20_12              igp_system_mclk;
  638.         fixed20_12              igp_ht_link_clk;
  639.         fixed20_12              igp_ht_link_width;
  640.         fixed20_12              k8_bandwidth;
  641.         fixed20_12              sideport_bandwidth;
  642.         fixed20_12              ht_bandwidth;
  643.         fixed20_12              core_bandwidth;
  644.         fixed20_12              sclk;
  645.         fixed20_12              needed_bandwidth;
  646. };
  647.  
  648. /*
  649.  * ASIC specific functions.
  650.  */
  651. struct radeon_asic {
  652.         int (*init)(struct radeon_device *rdev);
  653.         void (*fini)(struct radeon_device *rdev);
  654.         int (*resume)(struct radeon_device *rdev);
  655.         int (*suspend)(struct radeon_device *rdev);
  656.         void (*vga_set_state)(struct radeon_device *rdev, bool state);
  657.         int (*gpu_reset)(struct radeon_device *rdev);
  658.         void (*gart_tlb_flush)(struct radeon_device *rdev);
  659.         int (*gart_set_page)(struct radeon_device *rdev, int i, uint64_t addr);
  660.         int (*cp_init)(struct radeon_device *rdev, unsigned ring_size);
  661.         void (*cp_fini)(struct radeon_device *rdev);
  662.         void (*cp_disable)(struct radeon_device *rdev);
  663.         void (*cp_commit)(struct radeon_device *rdev);
  664.         void (*ring_start)(struct radeon_device *rdev);
  665.         int (*ring_test)(struct radeon_device *rdev);
  666.         void (*ring_ib_execute)(struct radeon_device *rdev, struct radeon_ib *ib);
  667.         int (*irq_set)(struct radeon_device *rdev);
  668.         int (*irq_process)(struct radeon_device *rdev);
  669.         u32 (*get_vblank_counter)(struct radeon_device *rdev, int crtc);
  670.         void (*fence_ring_emit)(struct radeon_device *rdev, struct radeon_fence *fence);
  671.         int (*cs_parse)(struct radeon_cs_parser *p);
  672.         int (*copy_blit)(struct radeon_device *rdev,
  673.                          uint64_t src_offset,
  674.                          uint64_t dst_offset,
  675.                          unsigned num_pages,
  676.                          struct radeon_fence *fence);
  677.         int (*copy_dma)(struct radeon_device *rdev,
  678.                         uint64_t src_offset,
  679.                         uint64_t dst_offset,
  680.                         unsigned num_pages,
  681.                         struct radeon_fence *fence);
  682.         int (*copy)(struct radeon_device *rdev,
  683.                     uint64_t src_offset,
  684.                     uint64_t dst_offset,
  685.                     unsigned num_pages,
  686.                     struct radeon_fence *fence);
  687.         uint32_t (*get_engine_clock)(struct radeon_device *rdev);
  688.         void (*set_engine_clock)(struct radeon_device *rdev, uint32_t eng_clock);
  689.         uint32_t (*get_memory_clock)(struct radeon_device *rdev);
  690.         void (*set_memory_clock)(struct radeon_device *rdev, uint32_t mem_clock);
  691.         void (*set_pcie_lanes)(struct radeon_device *rdev, int lanes);
  692.         void (*set_clock_gating)(struct radeon_device *rdev, int enable);
  693.         int (*set_surface_reg)(struct radeon_device *rdev, int reg,
  694.                                uint32_t tiling_flags, uint32_t pitch,
  695.                                uint32_t offset, uint32_t obj_size);
  696.         int (*clear_surface_reg)(struct radeon_device *rdev, int reg);
  697.         void (*bandwidth_update)(struct radeon_device *rdev);
  698.         void (*hpd_init)(struct radeon_device *rdev);
  699.         void (*hpd_fini)(struct radeon_device *rdev);
  700.         bool (*hpd_sense)(struct radeon_device *rdev, enum radeon_hpd_id hpd);
  701.         void (*hpd_set_polarity)(struct radeon_device *rdev, enum radeon_hpd_id hpd);
  702.         /* ioctl hw specific callback. Some hw might want to perform special
  703.          * operation on specific ioctl. For instance on wait idle some hw
  704.          * might want to perform and HDP flush through MMIO as it seems that
  705.          * some R6XX/R7XX hw doesn't take HDP flush into account if programmed
  706.          * through ring.
  707.          */
  708.         void (*ioctl_wait_idle)(struct radeon_device *rdev, struct radeon_bo *bo);
  709. };
  710.  
  711. /*
  712.  * Asic structures
  713.  */
  714. struct r100_asic {
  715.         const unsigned  *reg_safe_bm;
  716.         unsigned        reg_safe_bm_size;
  717.         u32             hdp_cntl;
  718. };
  719.  
  720. struct r300_asic {
  721.         const unsigned  *reg_safe_bm;
  722.         unsigned        reg_safe_bm_size;
  723.         u32             resync_scratch;
  724.         u32             hdp_cntl;
  725. };
  726.  
  727. struct r600_asic {
  728.         unsigned max_pipes;
  729.         unsigned max_tile_pipes;
  730.         unsigned max_simds;
  731.         unsigned max_backends;
  732.         unsigned max_gprs;
  733.         unsigned max_threads;
  734.         unsigned max_stack_entries;
  735.         unsigned max_hw_contexts;
  736.         unsigned max_gs_threads;
  737.         unsigned sx_max_export_size;
  738.         unsigned sx_max_export_pos_size;
  739.         unsigned sx_max_export_smx_size;
  740.         unsigned sq_num_cf_insts;
  741. };
  742.  
  743. struct rv770_asic {
  744.         unsigned max_pipes;
  745.         unsigned max_tile_pipes;
  746.         unsigned max_simds;
  747.         unsigned max_backends;
  748.         unsigned max_gprs;
  749.         unsigned max_threads;
  750.         unsigned max_stack_entries;
  751.         unsigned max_hw_contexts;
  752.         unsigned max_gs_threads;
  753.         unsigned sx_max_export_size;
  754.         unsigned sx_max_export_pos_size;
  755.         unsigned sx_max_export_smx_size;
  756.         unsigned sq_num_cf_insts;
  757.         unsigned sx_num_of_sets;
  758.         unsigned sc_prim_fifo_size;
  759.         unsigned sc_hiz_tile_fifo_size;
  760.         unsigned sc_earlyz_tile_fifo_fize;
  761. };
  762.  
  763. union radeon_asic_config {
  764.         struct r300_asic        r300;
  765.         struct r100_asic        r100;
  766.         struct r600_asic        r600;
  767.         struct rv770_asic       rv770;
  768. };
  769.  
  770.  
  771. /*
  772.  
  773.  
  774.  
  775.  
  776. /*
  777.  * Core structure, functions and helpers.
  778.  */
  779. typedef uint32_t (*radeon_rreg_t)(struct radeon_device*, uint32_t);
  780. typedef void (*radeon_wreg_t)(struct radeon_device*, uint32_t, uint32_t);
  781.  
  782. struct radeon_device {
  783.         struct device                   *dev;
  784.     struct drm_device          *ddev;
  785.     struct pci_dev             *pdev;
  786.     /* ASIC */
  787.     union radeon_asic_config    config;
  788.     enum radeon_family          family;
  789.     unsigned long               flags;
  790.     int                         usec_timeout;
  791.     enum radeon_pll_errata      pll_errata;
  792.     int                         num_gb_pipes;
  793.         int                                         num_z_pipes;
  794.     int                         disp_priority;
  795.     /* BIOS */
  796.     uint8_t                     *bios;
  797.     bool                        is_atom_bios;
  798.     uint16_t                    bios_header_start;
  799.         struct radeon_bo                    *stollen_vga_memory;
  800.     struct fb_info              *fbdev_info;
  801.         struct radeon_bo                    *fbdev_rbo;
  802.     struct radeon_framebuffer   *fbdev_rfb;
  803.     /* Register mmio */
  804.     unsigned long               rmmio_base;
  805.     unsigned long               rmmio_size;
  806.     void                       *rmmio;
  807.     radeon_rreg_t               mc_rreg;
  808.     radeon_wreg_t               mc_wreg;
  809.     radeon_rreg_t               pll_rreg;
  810.     radeon_wreg_t               pll_wreg;
  811.         uint32_t                        pcie_reg_mask;
  812.     radeon_rreg_t               pciep_rreg;
  813.     radeon_wreg_t               pciep_wreg;
  814.     struct radeon_clock         clock;
  815.     struct radeon_mc            mc;
  816.     struct radeon_gart          gart;
  817.         struct radeon_mode_info         mode_info;
  818.     struct radeon_scratch       scratch;
  819.     struct radeon_mman          mman;
  820.         struct radeon_fence_driver      fence_drv;
  821.     struct radeon_cp            cp;
  822.     struct radeon_ib_pool       ib_pool;
  823. //    struct radeon_irq       irq;
  824.     struct radeon_asic         *asic;
  825.     struct radeon_gem       gem;
  826.         struct radeon_pm                pm;
  827.         uint32_t                        bios_scratch[RADEON_BIOS_NUM_SCRATCH];
  828. //    struct mutex            cs_mutex;
  829.     struct radeon_wb        wb;
  830.         struct radeon_dummy_page        dummy_page;
  831.     bool                gpu_lockup;
  832.     bool                shutdown;
  833.     bool                suspend;
  834.         bool                            need_dma32;
  835.         bool                            accel_working;
  836.         struct radeon_surface_reg surface_regs[RADEON_GEM_MAX_SURFACES];
  837.         const struct firmware *me_fw;   /* all family ME firmware */
  838.         const struct firmware *pfp_fw;  /* r6/700 PFP firmware */
  839.         const struct firmware *rlc_fw;  /* r6/700 RLC firmware */
  840.         struct r600_blit r600_blit;
  841.         int msi_enabled; /* msi enabled */
  842.  
  843.         /* audio stuff */
  844. //   struct timer_list   audio_timer;
  845.         int                     audio_channels;
  846.         int                     audio_rate;
  847.         int                     audio_bits_per_sample;
  848.         uint8_t                 audio_status_bits;
  849.         uint8_t                 audio_category_code;
  850. };
  851.  
  852. int radeon_device_init(struct radeon_device *rdev,
  853.                        struct drm_device *ddev,
  854.                        struct pci_dev *pdev,
  855.                        uint32_t flags);
  856. void radeon_device_fini(struct radeon_device *rdev);
  857. int radeon_gpu_wait_for_idle(struct radeon_device *rdev);
  858.  
  859. /* r600 blit */
  860. int r600_blit_prepare_copy(struct radeon_device *rdev, int size_bytes);
  861. void r600_blit_done_copy(struct radeon_device *rdev, struct radeon_fence *fence);
  862. void r600_kms_blit_copy(struct radeon_device *rdev,
  863.                         u64 src_gpu_addr, u64 dst_gpu_addr,
  864.                         int size_bytes);
  865.  
  866. static inline uint32_t r100_mm_rreg(struct radeon_device *rdev, uint32_t reg)
  867. {
  868.         if (reg < rdev->rmmio_size)
  869.                 return readl(((void __iomem *)rdev->rmmio) + reg);
  870.         else {
  871.                 writel(reg, ((void __iomem *)rdev->rmmio) + RADEON_MM_INDEX);
  872.                 return readl(((void __iomem *)rdev->rmmio) + RADEON_MM_DATA);
  873.         }
  874. }
  875.  
  876. static inline void r100_mm_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v)
  877. {
  878.         if (reg < rdev->rmmio_size)
  879.                 writel(v, ((void __iomem *)rdev->rmmio) + reg);
  880.         else {
  881.                 writel(reg, ((void __iomem *)rdev->rmmio) + RADEON_MM_INDEX);
  882.                 writel(v, ((void __iomem *)rdev->rmmio) + RADEON_MM_DATA);
  883.         }
  884. }
  885.  
  886. /*
  887.  * Cast helper
  888.  */
  889. #define to_radeon_fence(p) ((struct radeon_fence *)(p))
  890.  
  891. /*
  892.  * Registers read & write functions.
  893.  */
  894. #define RREG8(reg) readb(((void __iomem *)rdev->rmmio) + (reg))
  895. #define WREG8(reg, v) writeb(v, ((void __iomem *)rdev->rmmio) + (reg))
  896. #define RREG32(reg) r100_mm_rreg(rdev, (reg))
  897. #define WREG32(reg, v) r100_mm_wreg(rdev, (reg), (v))
  898. #define REG_SET(FIELD, v) (((v) << FIELD##_SHIFT) & FIELD##_MASK)
  899. #define REG_GET(FIELD, v) (((v) << FIELD##_SHIFT) & FIELD##_MASK)
  900. #define RREG32_PLL(reg) rdev->pll_rreg(rdev, (reg))
  901. #define WREG32_PLL(reg, v) rdev->pll_wreg(rdev, (reg), (v))
  902. #define RREG32_MC(reg) rdev->mc_rreg(rdev, (reg))
  903. #define WREG32_MC(reg, v) rdev->mc_wreg(rdev, (reg), (v))
  904. #define RREG32_PCIE(reg) rv370_pcie_rreg(rdev, (reg))
  905. #define WREG32_PCIE(reg, v) rv370_pcie_wreg(rdev, (reg), (v))
  906. #define WREG32_P(reg, val, mask)                                \
  907.         do {                                                    \
  908.                 uint32_t tmp_ = RREG32(reg);                    \
  909.                 tmp_ &= (mask);                                 \
  910.                 tmp_ |= ((val) & ~(mask));                      \
  911.                 WREG32(reg, tmp_);                              \
  912.         } while (0)
  913. #define WREG32_PLL_P(reg, val, mask)                            \
  914.         do {                                                    \
  915.                 uint32_t tmp_ = RREG32_PLL(reg);                \
  916.                 tmp_ &= (mask);                                 \
  917.                 tmp_ |= ((val) & ~(mask));                      \
  918.                 WREG32_PLL(reg, tmp_);                          \
  919.         } while (0)
  920.  
  921. /*
  922.  * Indirect registers accessor
  923.  */
  924. static inline uint32_t rv370_pcie_rreg(struct radeon_device *rdev, uint32_t reg)
  925. {
  926.         uint32_t r;
  927.  
  928.         WREG32(RADEON_PCIE_INDEX, ((reg) & rdev->pcie_reg_mask));
  929.         r = RREG32(RADEON_PCIE_DATA);
  930.         return r;
  931. }
  932.  
  933. static inline void rv370_pcie_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v)
  934. {
  935.         WREG32(RADEON_PCIE_INDEX, ((reg) & rdev->pcie_reg_mask));
  936.         WREG32(RADEON_PCIE_DATA, (v));
  937. }
  938.  
  939. void r100_pll_errata_after_index(struct radeon_device *rdev);
  940.  
  941.  
  942. /*
  943.  * ASICs helpers.
  944.  */
  945. #define ASIC_IS_RN50(rdev) ((rdev->pdev->device == 0x515e) || \
  946.                             (rdev->pdev->device == 0x5969))
  947. #define ASIC_IS_RV100(rdev) ((rdev->family == CHIP_RV100) || \
  948.         (rdev->family == CHIP_RV200) || \
  949.         (rdev->family == CHIP_RS100) || \
  950.         (rdev->family == CHIP_RS200) || \
  951.         (rdev->family == CHIP_RV250) || \
  952.         (rdev->family == CHIP_RV280) || \
  953.         (rdev->family == CHIP_RS300))
  954. #define ASIC_IS_R300(rdev) ((rdev->family == CHIP_R300)  || \
  955.         (rdev->family == CHIP_RV350) ||         \
  956.         (rdev->family == CHIP_R350)  ||         \
  957.         (rdev->family == CHIP_RV380) ||         \
  958.         (rdev->family == CHIP_R420)  ||         \
  959.         (rdev->family == CHIP_R423)  ||         \
  960.         (rdev->family == CHIP_RV410) ||         \
  961.         (rdev->family == CHIP_RS400) ||         \
  962.         (rdev->family == CHIP_RS480))
  963. #define ASIC_IS_AVIVO(rdev) ((rdev->family >= CHIP_RS600))
  964. #define ASIC_IS_DCE3(rdev) ((rdev->family >= CHIP_RV620))
  965. #define ASIC_IS_DCE32(rdev) ((rdev->family >= CHIP_RV730))
  966.  
  967.  
  968. /*
  969.  * BIOS helpers.
  970.  */
  971. #define RBIOS8(i) (rdev->bios[i])
  972. #define RBIOS16(i) (RBIOS8(i) | (RBIOS8((i)+1) << 8))
  973. #define RBIOS32(i) ((RBIOS16(i)) | (RBIOS16((i)+2) << 16))
  974.  
  975. int radeon_combios_init(struct radeon_device *rdev);
  976. void radeon_combios_fini(struct radeon_device *rdev);
  977. int radeon_atombios_init(struct radeon_device *rdev);
  978. void radeon_atombios_fini(struct radeon_device *rdev);
  979.  
  980.  
  981. /*
  982.  * RING helpers.
  983.  */
  984. static inline void radeon_ring_write(struct radeon_device *rdev, uint32_t v)
  985. {
  986. #if DRM_DEBUG_CODE
  987.         if (rdev->cp.count_dw <= 0) {
  988.                 DRM_ERROR("radeon: writting more dword to ring than expected !\n");
  989.         }
  990. #endif
  991.         rdev->cp.ring[rdev->cp.wptr++] = v;
  992.         rdev->cp.wptr &= rdev->cp.ptr_mask;
  993.         rdev->cp.count_dw--;
  994.         rdev->cp.ring_free_dw--;
  995. }
  996.  
  997.  
  998. /*
  999.  * ASICs macro.
  1000.  */
  1001. #define radeon_init(rdev) (rdev)->asic->init((rdev))
  1002. #define radeon_fini(rdev) (rdev)->asic->fini((rdev))
  1003. #define radeon_resume(rdev) (rdev)->asic->resume((rdev))
  1004. #define radeon_suspend(rdev) (rdev)->asic->suspend((rdev))
  1005. #define radeon_cs_parse(p) rdev->asic->cs_parse((p))
  1006. #define radeon_vga_set_state(rdev, state) (rdev)->asic->vga_set_state((rdev), (state))
  1007. #define radeon_gpu_reset(rdev) (rdev)->asic->gpu_reset((rdev))
  1008. #define radeon_gart_tlb_flush(rdev) (rdev)->asic->gart_tlb_flush((rdev))
  1009. #define radeon_gart_set_page(rdev, i, p) (rdev)->asic->gart_set_page((rdev), (i), (p))
  1010. #define radeon_cp_commit(rdev) (rdev)->asic->cp_commit((rdev))
  1011. #define radeon_ring_start(rdev) (rdev)->asic->ring_start((rdev))
  1012. #define radeon_ring_test(rdev) (rdev)->asic->ring_test((rdev))
  1013. #define radeon_ring_ib_execute(rdev, ib) (rdev)->asic->ring_ib_execute((rdev), (ib))
  1014. #define radeon_irq_set(rdev) (rdev)->asic->irq_set((rdev))
  1015. #define radeon_irq_process(rdev) (rdev)->asic->irq_process((rdev))
  1016. #define radeon_get_vblank_counter(rdev, crtc) (rdev)->asic->get_vblank_counter((rdev), (crtc))
  1017. #define radeon_fence_ring_emit(rdev, fence) (rdev)->asic->fence_ring_emit((rdev), (fence))
  1018. #define radeon_copy_blit(rdev, s, d, np, f) (rdev)->asic->copy_blit((rdev), (s), (d), (np), (f))
  1019. #define radeon_copy_dma(rdev, s, d, np, f) (rdev)->asic->copy_dma((rdev), (s), (d), (np), (f))
  1020. #define radeon_copy(rdev, s, d, np, f) (rdev)->asic->copy((rdev), (s), (d), (np), (f))
  1021. #define radeon_get_engine_clock(rdev) (rdev)->asic->get_engine_clock((rdev))
  1022. #define radeon_set_engine_clock(rdev, e) (rdev)->asic->set_engine_clock((rdev), (e))
  1023. #define radeon_get_memory_clock(rdev) (rdev)->asic->get_memory_clock((rdev))
  1024. #define radeon_set_memory_clock(rdev, e) (rdev)->asic->set_memory_clock((rdev), (e))
  1025. #define radeon_set_pcie_lanes(rdev, l) (rdev)->asic->set_pcie_lanes((rdev), (l))
  1026. #define radeon_set_clock_gating(rdev, e) (rdev)->asic->set_clock_gating((rdev), (e))
  1027. #define radeon_set_surface_reg(rdev, r, f, p, o, s) ((rdev)->asic->set_surface_reg((rdev), (r), (f), (p), (o), (s)))
  1028. #define radeon_clear_surface_reg(rdev, r) ((rdev)->asic->clear_surface_reg((rdev), (r)))
  1029. #define radeon_bandwidth_update(rdev) (rdev)->asic->bandwidth_update((rdev))
  1030. #define radeon_hpd_init(rdev) (rdev)->asic->hpd_init((rdev))
  1031. #define radeon_hpd_fini(rdev) (rdev)->asic->hpd_fini((rdev))
  1032. #define radeon_hpd_sense(rdev, hpd) (rdev)->asic->hpd_sense((rdev), (hpd))
  1033. #define radeon_hpd_set_polarity(rdev, hpd) (rdev)->asic->hpd_set_polarity((rdev), (hpd))
  1034.  
  1035. /* Common functions */
  1036. /* AGP */
  1037. extern void radeon_agp_disable(struct radeon_device *rdev);
  1038. extern int radeon_gart_table_vram_pin(struct radeon_device *rdev);
  1039. extern int radeon_modeset_init(struct radeon_device *rdev);
  1040. extern void radeon_modeset_fini(struct radeon_device *rdev);
  1041. extern bool radeon_card_posted(struct radeon_device *rdev);
  1042. extern bool radeon_boot_test_post_card(struct radeon_device *rdev);
  1043. extern int radeon_clocks_init(struct radeon_device *rdev);
  1044. extern void radeon_clocks_fini(struct radeon_device *rdev);
  1045. extern void radeon_scratch_init(struct radeon_device *rdev);
  1046. extern void radeon_surface_init(struct radeon_device *rdev);
  1047. extern int radeon_cs_parser_init(struct radeon_cs_parser *p, void *data);
  1048. extern void radeon_legacy_set_clock_gating(struct radeon_device *rdev, int enable);
  1049. extern void radeon_atom_set_clock_gating(struct radeon_device *rdev, int enable);
  1050. extern void radeon_ttm_placement_from_domain(struct radeon_bo *rbo, u32 domain);
  1051. extern bool radeon_ttm_bo_is_radeon_bo(struct ttm_buffer_object *bo);
  1052.  
  1053. /* r100,rv100,rs100,rv200,rs200,r200,rv250,rs300,rv280 */
  1054. struct r100_mc_save {
  1055.         u32     GENMO_WT;
  1056.         u32     CRTC_EXT_CNTL;
  1057.         u32     CRTC_GEN_CNTL;
  1058.         u32     CRTC2_GEN_CNTL;
  1059.         u32     CUR_OFFSET;
  1060.         u32     CUR2_OFFSET;
  1061. };
  1062. extern void r100_cp_disable(struct radeon_device *rdev);
  1063. extern int r100_cp_init(struct radeon_device *rdev, unsigned ring_size);
  1064. extern void r100_cp_fini(struct radeon_device *rdev);
  1065. extern void r100_pci_gart_tlb_flush(struct radeon_device *rdev);
  1066. extern int r100_pci_gart_init(struct radeon_device *rdev);
  1067. extern void r100_pci_gart_fini(struct radeon_device *rdev);
  1068. extern int r100_pci_gart_enable(struct radeon_device *rdev);
  1069. extern void r100_pci_gart_disable(struct radeon_device *rdev);
  1070. extern int r100_pci_gart_set_page(struct radeon_device *rdev, int i, uint64_t addr);
  1071. extern int r100_debugfs_mc_info_init(struct radeon_device *rdev);
  1072. extern int r100_gui_wait_for_idle(struct radeon_device *rdev);
  1073. extern void r100_ib_fini(struct radeon_device *rdev);
  1074. extern int r100_ib_init(struct radeon_device *rdev);
  1075. extern void r100_irq_disable(struct radeon_device *rdev);
  1076. extern int r100_irq_set(struct radeon_device *rdev);
  1077. extern void r100_mc_stop(struct radeon_device *rdev, struct r100_mc_save *save);
  1078. extern void r100_mc_resume(struct radeon_device *rdev, struct r100_mc_save *save);
  1079. extern void r100_vram_init_sizes(struct radeon_device *rdev);
  1080. extern void r100_wb_disable(struct radeon_device *rdev);
  1081. extern void r100_wb_fini(struct radeon_device *rdev);
  1082. extern int r100_wb_init(struct radeon_device *rdev);
  1083. extern void r100_hdp_reset(struct radeon_device *rdev);
  1084. extern int r100_rb2d_reset(struct radeon_device *rdev);
  1085. extern int r100_cp_reset(struct radeon_device *rdev);
  1086. extern void r100_vga_render_disable(struct radeon_device *rdev);
  1087. extern int r100_cs_track_check_pkt3_indx_buffer(struct radeon_cs_parser *p,
  1088.                                                 struct radeon_cs_packet *pkt,
  1089.                                                 struct radeon_bo *robj);
  1090. extern int r100_cs_parse_packet0(struct radeon_cs_parser *p,
  1091.                                 struct radeon_cs_packet *pkt,
  1092.                                 const unsigned *auth, unsigned n,
  1093.                                 radeon_packet0_check_t check);
  1094. extern int r100_cs_packet_parse(struct radeon_cs_parser *p,
  1095.                                 struct radeon_cs_packet *pkt,
  1096.                                 unsigned idx);
  1097. extern void r100_enable_bm(struct radeon_device *rdev);
  1098. extern void r100_set_common_regs(struct radeon_device *rdev);
  1099.  
  1100. /* rv200,rv250,rv280 */
  1101. extern void r200_set_safe_registers(struct radeon_device *rdev);
  1102.  
  1103. /* r300,r350,rv350,rv370,rv380 */
  1104. extern void r300_set_reg_safe(struct radeon_device *rdev);
  1105. extern void r300_mc_program(struct radeon_device *rdev);
  1106. extern void r300_vram_info(struct radeon_device *rdev);
  1107. extern void r300_clock_startup(struct radeon_device *rdev);
  1108. extern int r300_mc_wait_for_idle(struct radeon_device *rdev);
  1109. extern int rv370_pcie_gart_init(struct radeon_device *rdev);
  1110. extern void rv370_pcie_gart_fini(struct radeon_device *rdev);
  1111. extern int rv370_pcie_gart_enable(struct radeon_device *rdev);
  1112. extern void rv370_pcie_gart_disable(struct radeon_device *rdev);
  1113.  
  1114. /* r420,r423,rv410 */
  1115. extern int r420_mc_init(struct radeon_device *rdev);
  1116. extern u32 r420_mc_rreg(struct radeon_device *rdev, u32 reg);
  1117. extern void r420_mc_wreg(struct radeon_device *rdev, u32 reg, u32 v);
  1118. extern int r420_debugfs_pipes_info_init(struct radeon_device *rdev);
  1119. extern void r420_pipes_init(struct radeon_device *rdev);
  1120.  
  1121. /* rv515 */
  1122. struct rv515_mc_save {
  1123.         u32 d1vga_control;
  1124.         u32 d2vga_control;
  1125.         u32 vga_render_control;
  1126.         u32 vga_hdp_control;
  1127.         u32 d1crtc_control;
  1128.         u32 d2crtc_control;
  1129. };
  1130. extern void rv515_bandwidth_avivo_update(struct radeon_device *rdev);
  1131. extern void rv515_vga_render_disable(struct radeon_device *rdev);
  1132. extern void rv515_set_safe_registers(struct radeon_device *rdev);
  1133. extern void rv515_mc_stop(struct radeon_device *rdev, struct rv515_mc_save *save);
  1134. extern void rv515_mc_resume(struct radeon_device *rdev, struct rv515_mc_save *save);
  1135. extern void rv515_clock_startup(struct radeon_device *rdev);
  1136. extern void rv515_debugfs(struct radeon_device *rdev);
  1137. extern int rv515_suspend(struct radeon_device *rdev);
  1138.  
  1139. /* rs400 */
  1140. extern int rs400_gart_init(struct radeon_device *rdev);
  1141. extern int rs400_gart_enable(struct radeon_device *rdev);
  1142. extern void rs400_gart_adjust_size(struct radeon_device *rdev);
  1143. extern void rs400_gart_disable(struct radeon_device *rdev);
  1144. extern void rs400_gart_fini(struct radeon_device *rdev);
  1145.  
  1146. /* rs600 */
  1147. extern void rs600_set_safe_registers(struct radeon_device *rdev);
  1148. extern int rs600_irq_set(struct radeon_device *rdev);
  1149. extern void rs600_irq_disable(struct radeon_device *rdev);
  1150.  
  1151. /* rs690, rs740 */
  1152. extern void rs690_line_buffer_adjust(struct radeon_device *rdev,
  1153.                                         struct drm_display_mode *mode1,
  1154.                                         struct drm_display_mode *mode2);
  1155.  
  1156. /* r600, rv610, rv630, rv620, rv635, rv670, rs780, rs880 */
  1157. extern bool r600_card_posted(struct radeon_device *rdev);
  1158. extern void r600_cp_stop(struct radeon_device *rdev);
  1159. extern void r600_ring_init(struct radeon_device *rdev, unsigned ring_size);
  1160. extern int r600_cp_resume(struct radeon_device *rdev);
  1161. extern void r600_cp_fini(struct radeon_device *rdev);
  1162. extern int r600_count_pipe_bits(uint32_t val);
  1163. extern int r600_gart_clear_page(struct radeon_device *rdev, int i);
  1164. extern int r600_mc_wait_for_idle(struct radeon_device *rdev);
  1165. extern int r600_pcie_gart_init(struct radeon_device *rdev);
  1166. extern void r600_pcie_gart_tlb_flush(struct radeon_device *rdev);
  1167. extern int r600_ib_test(struct radeon_device *rdev);
  1168. extern int r600_ring_test(struct radeon_device *rdev);
  1169. extern void r600_wb_fini(struct radeon_device *rdev);
  1170. extern int r600_wb_enable(struct radeon_device *rdev);
  1171. extern void r600_wb_disable(struct radeon_device *rdev);
  1172. extern void r600_scratch_init(struct radeon_device *rdev);
  1173. extern int r600_blit_init(struct radeon_device *rdev);
  1174. extern void r600_blit_fini(struct radeon_device *rdev);
  1175. extern int r600_init_microcode(struct radeon_device *rdev);
  1176. extern int r600_gpu_reset(struct radeon_device *rdev);
  1177. /* r600 irq */
  1178. extern int r600_irq_init(struct radeon_device *rdev);
  1179. extern void r600_irq_fini(struct radeon_device *rdev);
  1180. extern void r600_ih_ring_init(struct radeon_device *rdev, unsigned ring_size);
  1181. extern int r600_irq_set(struct radeon_device *rdev);
  1182. extern void r600_irq_suspend(struct radeon_device *rdev);
  1183. /* r600 audio */
  1184. extern int r600_audio_init(struct radeon_device *rdev);
  1185. extern int r600_audio_tmds_index(struct drm_encoder *encoder);
  1186. extern void r600_audio_set_clock(struct drm_encoder *encoder, int clock);
  1187. extern void r600_audio_fini(struct radeon_device *rdev);
  1188. extern void r600_hdmi_init(struct drm_encoder *encoder);
  1189. extern void r600_hdmi_enable(struct drm_encoder *encoder, int enable);
  1190. extern void r600_hdmi_setmode(struct drm_encoder *encoder, struct drm_display_mode *mode);
  1191. extern int r600_hdmi_buffer_status_changed(struct drm_encoder *encoder);
  1192. extern void r600_hdmi_update_audio_settings(struct drm_encoder *encoder,
  1193.                                             int channels,
  1194.                                             int rate,
  1195.                                             int bps,
  1196.                                             uint8_t status_bits,
  1197.                                             uint8_t category_code);
  1198.  
  1199. #include "radeon_object.h"
  1200.  
  1201. #define DRM_UDELAY(d)           udelay(d)
  1202.  
  1203. resource_size_t
  1204. drm_get_resource_start(struct drm_device *dev, unsigned int resource);
  1205. resource_size_t
  1206. drm_get_resource_len(struct drm_device *dev, unsigned int resource);
  1207.  
  1208. bool set_mode(struct drm_device *dev, struct drm_connector *connector,
  1209.               videomode_t *mode, bool strict);
  1210.  
  1211.  
  1212. #endif
  1213.