Rev 1179 | Rev 1221 | Go to most recent revision | Only display areas with differences | Regard whitespace | Details | Blame | Last modification | View Log | RSS feed
Rev 1179 | Rev 1182 | ||
---|---|---|---|
1 | /* |
1 | /* |
2 | * Copyright 2008 Advanced Micro Devices, Inc. |
2 | * Copyright 2008 Advanced Micro Devices, Inc. |
3 | * Copyright 2008 Red Hat Inc. |
3 | * Copyright 2008 Red Hat Inc. |
4 | * Copyright 2009 Jerome Glisse. |
4 | * Copyright 2009 Jerome Glisse. |
5 | * |
5 | * |
6 | * Permission is hereby granted, free of charge, to any person obtaining a |
6 | * Permission is hereby granted, free of charge, to any person obtaining a |
7 | * copy of this software and associated documentation files (the "Software"), |
7 | * copy of this software and associated documentation files (the "Software"), |
8 | * to deal in the Software without restriction, including without limitation |
8 | * to deal in the Software without restriction, including without limitation |
9 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, |
9 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, |
10 | * and/or sell copies of the Software, and to permit persons to whom the |
10 | * and/or sell copies of the Software, and to permit persons to whom the |
11 | * Software is furnished to do so, subject to the following conditions: |
11 | * Software is furnished to do so, subject to the following conditions: |
12 | * |
12 | * |
13 | * The above copyright notice and this permission notice shall be included in |
13 | * The above copyright notice and this permission notice shall be included in |
14 | * all copies or substantial portions of the Software. |
14 | * all copies or substantial portions of the Software. |
15 | * |
15 | * |
16 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR |
16 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR |
17 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, |
17 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, |
18 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL |
18 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL |
19 | * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR |
19 | * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR |
20 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, |
20 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, |
21 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR |
21 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR |
22 | * OTHER DEALINGS IN THE SOFTWARE. |
22 | * OTHER DEALINGS IN THE SOFTWARE. |
23 | * |
23 | * |
24 | * Authors: Dave Airlie |
24 | * Authors: Dave Airlie |
25 | * Alex Deucher |
25 | * Alex Deucher |
26 | * Jerome Glisse |
26 | * Jerome Glisse |
27 | */ |
27 | */ |
28 | //#include |
28 | //#include |
29 | 29 | ||
30 | #include |
30 | #include |
31 | #include |
31 | #include |
32 | #include "radeon_drm.h" |
32 | #include "radeon_drm.h" |
33 | #include "radeon_reg.h" |
33 | #include "radeon_reg.h" |
34 | #include "radeon.h" |
34 | #include "radeon.h" |
35 | #include "radeon_asic.h" |
35 | #include "radeon_asic.h" |
36 | #include "atom.h" |
36 | #include "atom.h" |
37 | 37 | ||
38 | #include |
38 | #include |
39 | 39 | ||
40 | int radeon_dynclks = -1; |
40 | int radeon_dynclks = -1; |
41 | int radeon_r4xx_atom = 0; |
41 | int radeon_r4xx_atom = 0; |
42 | int radeon_agpmode = -1; |
42 | int radeon_agpmode = -1; |
43 | int radeon_gart_size = 512; /* default gart size */ |
43 | int radeon_gart_size = 512; /* default gart size */ |
44 | int radeon_benchmarking = 0; |
44 | int radeon_benchmarking = 0; |
45 | int radeon_connector_table = 0; |
45 | int radeon_connector_table = 0; |
46 | int radeon_tv = 1; |
46 | int radeon_tv = 1; |
47 | 47 | ||
48 | 48 | ||
49 | /* |
49 | /* |
50 | * Clear GPU surface registers. |
50 | * Clear GPU surface registers. |
51 | */ |
51 | */ |
52 | void radeon_surface_init(struct radeon_device *rdev) |
52 | void radeon_surface_init(struct radeon_device *rdev) |
53 | { |
53 | { |
54 | ENTER(); |
54 | ENTER(); |
55 | 55 | ||
56 | /* FIXME: check this out */ |
56 | /* FIXME: check this out */ |
57 | if (rdev->family < CHIP_R600) { |
57 | if (rdev->family < CHIP_R600) { |
58 | int i; |
58 | int i; |
59 | 59 | ||
60 | for (i = 0; i < 8; i++) { |
60 | for (i = 0; i < 8; i++) { |
61 | WREG32(RADEON_SURFACE0_INFO + |
61 | WREG32(RADEON_SURFACE0_INFO + |
62 | i * (RADEON_SURFACE1_INFO - RADEON_SURFACE0_INFO), |
62 | i * (RADEON_SURFACE1_INFO - RADEON_SURFACE0_INFO), |
63 | 0); |
63 | 0); |
64 | } |
64 | } |
65 | /* enable surfaces */ |
65 | /* enable surfaces */ |
66 | WREG32(RADEON_SURFACE_CNTL, 0); |
66 | WREG32(RADEON_SURFACE_CNTL, 0); |
67 | } |
67 | } |
68 | } |
68 | } |
69 | 69 | ||
70 | /* |
70 | /* |
71 | * GPU scratch registers helpers function. |
71 | * GPU scratch registers helpers function. |
72 | */ |
72 | */ |
73 | void radeon_scratch_init(struct radeon_device *rdev) |
73 | void radeon_scratch_init(struct radeon_device *rdev) |
74 | { |
74 | { |
75 | int i; |
75 | int i; |
76 | 76 | ||
77 | /* FIXME: check this out */ |
77 | /* FIXME: check this out */ |
78 | if (rdev->family < CHIP_R300) { |
78 | if (rdev->family < CHIP_R300) { |
79 | rdev->scratch.num_reg = 5; |
79 | rdev->scratch.num_reg = 5; |
80 | } else { |
80 | } else { |
81 | rdev->scratch.num_reg = 7; |
81 | rdev->scratch.num_reg = 7; |
82 | } |
82 | } |
83 | for (i = 0; i < rdev->scratch.num_reg; i++) { |
83 | for (i = 0; i < rdev->scratch.num_reg; i++) { |
84 | rdev->scratch.free[i] = true; |
84 | rdev->scratch.free[i] = true; |
85 | rdev->scratch.reg[i] = RADEON_SCRATCH_REG0 + (i * 4); |
85 | rdev->scratch.reg[i] = RADEON_SCRATCH_REG0 + (i * 4); |
86 | } |
86 | } |
87 | } |
87 | } |
88 | 88 | ||
89 | int radeon_scratch_get(struct radeon_device *rdev, uint32_t *reg) |
89 | int radeon_scratch_get(struct radeon_device *rdev, uint32_t *reg) |
90 | { |
90 | { |
91 | int i; |
91 | int i; |
92 | 92 | ||
93 | for (i = 0; i < rdev->scratch.num_reg; i++) { |
93 | for (i = 0; i < rdev->scratch.num_reg; i++) { |
94 | if (rdev->scratch.free[i]) { |
94 | if (rdev->scratch.free[i]) { |
95 | rdev->scratch.free[i] = false; |
95 | rdev->scratch.free[i] = false; |
96 | *reg = rdev->scratch.reg[i]; |
96 | *reg = rdev->scratch.reg[i]; |
97 | return 0; |
97 | return 0; |
98 | } |
98 | } |
99 | } |
99 | } |
100 | return -EINVAL; |
100 | return -EINVAL; |
101 | } |
101 | } |
102 | 102 | ||
103 | void radeon_scratch_free(struct radeon_device *rdev, uint32_t reg) |
103 | void radeon_scratch_free(struct radeon_device *rdev, uint32_t reg) |
104 | { |
104 | { |
105 | int i; |
105 | int i; |
106 | 106 | ||
107 | for (i = 0; i < rdev->scratch.num_reg; i++) { |
107 | for (i = 0; i < rdev->scratch.num_reg; i++) { |
108 | if (rdev->scratch.reg[i] == reg) { |
108 | if (rdev->scratch.reg[i] == reg) { |
109 | rdev->scratch.free[i] = true; |
109 | rdev->scratch.free[i] = true; |
110 | return; |
110 | return; |
111 | } |
111 | } |
112 | } |
112 | } |
113 | } |
113 | } |
114 | 114 | ||
115 | /* |
115 | /* |
116 | * MC common functions |
116 | * MC common functions |
117 | */ |
117 | */ |
118 | int radeon_mc_setup(struct radeon_device *rdev) |
118 | int radeon_mc_setup(struct radeon_device *rdev) |
119 | { |
119 | { |
120 | uint32_t tmp; |
120 | uint32_t tmp; |
121 | 121 | ||
122 | /* Some chips have an "issue" with the memory controller, the |
122 | /* Some chips have an "issue" with the memory controller, the |
123 | * location must be aligned to the size. We just align it down, |
123 | * location must be aligned to the size. We just align it down, |
124 | * too bad if we walk over the top of system memory, we don't |
124 | * too bad if we walk over the top of system memory, we don't |
125 | * use DMA without a remapped anyway. |
125 | * use DMA without a remapped anyway. |
126 | * Affected chips are rv280, all r3xx, and all r4xx, but not IGP |
126 | * Affected chips are rv280, all r3xx, and all r4xx, but not IGP |
127 | */ |
127 | */ |
128 | /* FGLRX seems to setup like this, VRAM a 0, then GART. |
128 | /* FGLRX seems to setup like this, VRAM a 0, then GART. |
129 | */ |
129 | */ |
130 | /* |
130 | /* |
131 | * Note: from R6xx the address space is 40bits but here we only |
131 | * Note: from R6xx the address space is 40bits but here we only |
132 | * use 32bits (still have to see a card which would exhaust 4G |
132 | * use 32bits (still have to see a card which would exhaust 4G |
133 | * address space). |
133 | * address space). |
134 | */ |
134 | */ |
135 | if (rdev->mc.vram_location != 0xFFFFFFFFUL) { |
135 | if (rdev->mc.vram_location != 0xFFFFFFFFUL) { |
136 | /* vram location was already setup try to put gtt after |
136 | /* vram location was already setup try to put gtt after |
137 | * if it fits */ |
137 | * if it fits */ |
138 | tmp = rdev->mc.vram_location + rdev->mc.mc_vram_size; |
138 | tmp = rdev->mc.vram_location + rdev->mc.mc_vram_size; |
139 | tmp = (tmp + rdev->mc.gtt_size - 1) & ~(rdev->mc.gtt_size - 1); |
139 | tmp = (tmp + rdev->mc.gtt_size - 1) & ~(rdev->mc.gtt_size - 1); |
140 | if ((0xFFFFFFFFUL - tmp) >= rdev->mc.gtt_size) { |
140 | if ((0xFFFFFFFFUL - tmp) >= rdev->mc.gtt_size) { |
141 | rdev->mc.gtt_location = tmp; |
141 | rdev->mc.gtt_location = tmp; |
142 | } else { |
142 | } else { |
143 | if (rdev->mc.gtt_size >= rdev->mc.vram_location) { |
143 | if (rdev->mc.gtt_size >= rdev->mc.vram_location) { |
144 | printk(KERN_ERR "[drm] GTT too big to fit " |
144 | printk(KERN_ERR "[drm] GTT too big to fit " |
145 | "before or after vram location.\n"); |
145 | "before or after vram location.\n"); |
146 | return -EINVAL; |
146 | return -EINVAL; |
147 | } |
147 | } |
148 | rdev->mc.gtt_location = 0; |
148 | rdev->mc.gtt_location = 0; |
149 | } |
149 | } |
150 | } else if (rdev->mc.gtt_location != 0xFFFFFFFFUL) { |
150 | } else if (rdev->mc.gtt_location != 0xFFFFFFFFUL) { |
151 | /* gtt location was already setup try to put vram before |
151 | /* gtt location was already setup try to put vram before |
152 | * if it fits */ |
152 | * if it fits */ |
153 | if (rdev->mc.mc_vram_size < rdev->mc.gtt_location) { |
153 | if (rdev->mc.mc_vram_size < rdev->mc.gtt_location) { |
154 | rdev->mc.vram_location = 0; |
154 | rdev->mc.vram_location = 0; |
155 | } else { |
155 | } else { |
156 | tmp = rdev->mc.gtt_location + rdev->mc.gtt_size; |
156 | tmp = rdev->mc.gtt_location + rdev->mc.gtt_size; |
157 | tmp += (rdev->mc.mc_vram_size - 1); |
157 | tmp += (rdev->mc.mc_vram_size - 1); |
158 | tmp &= ~(rdev->mc.mc_vram_size - 1); |
158 | tmp &= ~(rdev->mc.mc_vram_size - 1); |
159 | if ((0xFFFFFFFFUL - tmp) >= rdev->mc.mc_vram_size) { |
159 | if ((0xFFFFFFFFUL - tmp) >= rdev->mc.mc_vram_size) { |
160 | rdev->mc.vram_location = tmp; |
160 | rdev->mc.vram_location = tmp; |
161 | } else { |
161 | } else { |
162 | printk(KERN_ERR "[drm] vram too big to fit " |
162 | printk(KERN_ERR "[drm] vram too big to fit " |
163 | "before or after GTT location.\n"); |
163 | "before or after GTT location.\n"); |
164 | return -EINVAL; |
164 | return -EINVAL; |
165 | } |
165 | } |
166 | } |
166 | } |
167 | } else { |
167 | } else { |
168 | rdev->mc.vram_location = 0; |
168 | rdev->mc.vram_location = 0; |
169 | tmp = rdev->mc.mc_vram_size; |
169 | tmp = rdev->mc.mc_vram_size; |
170 | tmp = (tmp + rdev->mc.gtt_size - 1) & ~(rdev->mc.gtt_size - 1); |
170 | tmp = (tmp + rdev->mc.gtt_size - 1) & ~(rdev->mc.gtt_size - 1); |
171 | rdev->mc.gtt_location = tmp; |
171 | rdev->mc.gtt_location = tmp; |
172 | } |
172 | } |
173 | rdev->mc.vram_start = rdev->mc.vram_location; |
173 | rdev->mc.vram_start = rdev->mc.vram_location; |
174 | rdev->mc.vram_end = rdev->mc.vram_location + rdev->mc.mc_vram_size - 1; |
174 | rdev->mc.vram_end = rdev->mc.vram_location + rdev->mc.mc_vram_size - 1; |
175 | rdev->mc.gtt_start = rdev->mc.gtt_location; |
175 | rdev->mc.gtt_start = rdev->mc.gtt_location; |
176 | rdev->mc.gtt_end = rdev->mc.gtt_location + rdev->mc.gtt_size - 1; |
176 | rdev->mc.gtt_end = rdev->mc.gtt_location + rdev->mc.gtt_size - 1; |
177 | DRM_INFO("radeon: VRAM %uM\n", (unsigned)(rdev->mc.mc_vram_size >> 20)); |
177 | DRM_INFO("radeon: VRAM %uM\n", (unsigned)(rdev->mc.mc_vram_size >> 20)); |
178 | DRM_INFO("radeon: VRAM from 0x%08X to 0x%08X\n", |
178 | DRM_INFO("radeon: VRAM from 0x%08X to 0x%08X\n", |
179 | (unsigned)rdev->mc.vram_location, |
179 | (unsigned)rdev->mc.vram_location, |
180 | (unsigned)(rdev->mc.vram_location + rdev->mc.mc_vram_size - 1)); |
180 | (unsigned)(rdev->mc.vram_location + rdev->mc.mc_vram_size - 1)); |
181 | DRM_INFO("radeon: GTT %uM\n", (unsigned)(rdev->mc.gtt_size >> 20)); |
181 | DRM_INFO("radeon: GTT %uM\n", (unsigned)(rdev->mc.gtt_size >> 20)); |
182 | DRM_INFO("radeon: GTT from 0x%08X to 0x%08X\n", |
182 | DRM_INFO("radeon: GTT from 0x%08X to 0x%08X\n", |
183 | (unsigned)rdev->mc.gtt_location, |
183 | (unsigned)rdev->mc.gtt_location, |
184 | (unsigned)(rdev->mc.gtt_location + rdev->mc.gtt_size - 1)); |
184 | (unsigned)(rdev->mc.gtt_location + rdev->mc.gtt_size - 1)); |
185 | return 0; |
185 | return 0; |
186 | } |
186 | } |
187 | 187 | ||
188 | 188 | ||
189 | /* |
189 | /* |
190 | * GPU helpers function. |
190 | * GPU helpers function. |
191 | */ |
191 | */ |
192 | bool radeon_card_posted(struct radeon_device *rdev) |
192 | bool radeon_card_posted(struct radeon_device *rdev) |
193 | { |
193 | { |
194 | uint32_t reg; |
194 | uint32_t reg; |
195 | 195 | ||
196 | ENTER(); |
196 | ENTER(); |
197 | 197 | ||
198 | /* first check CRTCs */ |
198 | /* first check CRTCs */ |
199 | if (ASIC_IS_AVIVO(rdev)) { |
199 | if (ASIC_IS_AVIVO(rdev)) { |
200 | reg = RREG32(AVIVO_D1CRTC_CONTROL) | |
200 | reg = RREG32(AVIVO_D1CRTC_CONTROL) | |
201 | RREG32(AVIVO_D2CRTC_CONTROL); |
201 | RREG32(AVIVO_D2CRTC_CONTROL); |
202 | if (reg & AVIVO_CRTC_EN) { |
202 | if (reg & AVIVO_CRTC_EN) { |
203 | return true; |
203 | return true; |
204 | } |
204 | } |
205 | } else { |
205 | } else { |
206 | reg = RREG32(RADEON_CRTC_GEN_CNTL) | |
206 | reg = RREG32(RADEON_CRTC_GEN_CNTL) | |
207 | RREG32(RADEON_CRTC2_GEN_CNTL); |
207 | RREG32(RADEON_CRTC2_GEN_CNTL); |
208 | if (reg & RADEON_CRTC_EN) { |
208 | if (reg & RADEON_CRTC_EN) { |
209 | return true; |
209 | return true; |
210 | } |
210 | } |
211 | } |
211 | } |
212 | 212 | ||
213 | /* then check MEM_SIZE, in case the crtcs are off */ |
213 | /* then check MEM_SIZE, in case the crtcs are off */ |
214 | if (rdev->family >= CHIP_R600) |
214 | if (rdev->family >= CHIP_R600) |
215 | reg = RREG32(R600_CONFIG_MEMSIZE); |
215 | reg = RREG32(R600_CONFIG_MEMSIZE); |
216 | else |
216 | else |
217 | reg = RREG32(RADEON_CONFIG_MEMSIZE); |
217 | reg = RREG32(RADEON_CONFIG_MEMSIZE); |
218 | 218 | ||
219 | if (reg) |
219 | if (reg) |
220 | return true; |
220 | return true; |
221 | 221 | ||
222 | return false; |
222 | return false; |
223 | 223 | ||
224 | } |
224 | } |
225 | 225 | ||
226 | 226 | ||
227 | /* |
227 | /* |
228 | * Registers accessors functions. |
228 | * Registers accessors functions. |
229 | */ |
229 | */ |
230 | uint32_t radeon_invalid_rreg(struct radeon_device *rdev, uint32_t reg) |
230 | uint32_t radeon_invalid_rreg(struct radeon_device *rdev, uint32_t reg) |
231 | { |
231 | { |
232 | DRM_ERROR("Invalid callback to read register 0x%04X\n", reg); |
232 | DRM_ERROR("Invalid callback to read register 0x%04X\n", reg); |
233 | BUG_ON(1); |
233 | BUG_ON(1); |
234 | return 0; |
234 | return 0; |
235 | } |
235 | } |
236 | 236 | ||
237 | void radeon_invalid_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v) |
237 | void radeon_invalid_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v) |
238 | { |
238 | { |
239 | DRM_ERROR("Invalid callback to write register 0x%04X with 0x%08X\n", |
239 | DRM_ERROR("Invalid callback to write register 0x%04X with 0x%08X\n", |
240 | reg, v); |
240 | reg, v); |
241 | BUG_ON(1); |
241 | BUG_ON(1); |
242 | } |
242 | } |
243 | 243 | ||
244 | void radeon_register_accessor_init(struct radeon_device *rdev) |
244 | void radeon_register_accessor_init(struct radeon_device *rdev) |
245 | { |
245 | { |
246 | rdev->mc_rreg = &radeon_invalid_rreg; |
246 | rdev->mc_rreg = &radeon_invalid_rreg; |
247 | rdev->mc_wreg = &radeon_invalid_wreg; |
247 | rdev->mc_wreg = &radeon_invalid_wreg; |
248 | rdev->pll_rreg = &radeon_invalid_rreg; |
248 | rdev->pll_rreg = &radeon_invalid_rreg; |
249 | rdev->pll_wreg = &radeon_invalid_wreg; |
249 | rdev->pll_wreg = &radeon_invalid_wreg; |
250 | rdev->pciep_rreg = &radeon_invalid_rreg; |
250 | rdev->pciep_rreg = &radeon_invalid_rreg; |
251 | rdev->pciep_wreg = &radeon_invalid_wreg; |
251 | rdev->pciep_wreg = &radeon_invalid_wreg; |
252 | 252 | ||
253 | /* Don't change order as we are overridding accessor. */ |
253 | /* Don't change order as we are overridding accessor. */ |
254 | if (rdev->family < CHIP_RV515) { |
254 | if (rdev->family < CHIP_RV515) { |
255 | rdev->pcie_reg_mask = 0xff; |
255 | rdev->pcie_reg_mask = 0xff; |
256 | } else { |
256 | } else { |
257 | rdev->pcie_reg_mask = 0x7ff; |
257 | rdev->pcie_reg_mask = 0x7ff; |
258 | } |
258 | } |
259 | /* FIXME: not sure here */ |
259 | /* FIXME: not sure here */ |
260 | if (rdev->family <= CHIP_R580) { |
260 | if (rdev->family <= CHIP_R580) { |
261 | rdev->pll_rreg = &r100_pll_rreg; |
261 | rdev->pll_rreg = &r100_pll_rreg; |
262 | rdev->pll_wreg = &r100_pll_wreg; |
262 | rdev->pll_wreg = &r100_pll_wreg; |
263 | } |
263 | } |
264 | if (rdev->family >= CHIP_R420) { |
264 | if (rdev->family >= CHIP_R420) { |
265 | rdev->mc_rreg = &r420_mc_rreg; |
265 | rdev->mc_rreg = &r420_mc_rreg; |
266 | rdev->mc_wreg = &r420_mc_wreg; |
266 | rdev->mc_wreg = &r420_mc_wreg; |
267 | } |
267 | } |
268 | if (rdev->family >= CHIP_RV515) { |
268 | if (rdev->family >= CHIP_RV515) { |
269 | rdev->mc_rreg = &rv515_mc_rreg; |
269 | rdev->mc_rreg = &rv515_mc_rreg; |
270 | rdev->mc_wreg = &rv515_mc_wreg; |
270 | rdev->mc_wreg = &rv515_mc_wreg; |
271 | } |
271 | } |
272 | if (rdev->family == CHIP_RS400 || rdev->family == CHIP_RS480) { |
272 | if (rdev->family == CHIP_RS400 || rdev->family == CHIP_RS480) { |
273 | rdev->mc_rreg = &rs400_mc_rreg; |
273 | rdev->mc_rreg = &rs400_mc_rreg; |
274 | rdev->mc_wreg = &rs400_mc_wreg; |
274 | rdev->mc_wreg = &rs400_mc_wreg; |
275 | } |
275 | } |
276 | // if (rdev->family == CHIP_RS690 || rdev->family == CHIP_RS740) { |
276 | // if (rdev->family == CHIP_RS690 || rdev->family == CHIP_RS740) { |
277 | // rdev->mc_rreg = &rs690_mc_rreg; |
277 | // rdev->mc_rreg = &rs690_mc_rreg; |
278 | // rdev->mc_wreg = &rs690_mc_wreg; |
278 | // rdev->mc_wreg = &rs690_mc_wreg; |
279 | // } |
279 | // } |
280 | // if (rdev->family == CHIP_RS600) { |
280 | // if (rdev->family == CHIP_RS600) { |
281 | // rdev->mc_rreg = &rs600_mc_rreg; |
281 | // rdev->mc_rreg = &rs600_mc_rreg; |
282 | // rdev->mc_wreg = &rs600_mc_wreg; |
282 | // rdev->mc_wreg = &rs600_mc_wreg; |
283 | // } |
283 | // } |
284 | // if (rdev->family >= CHIP_R600) { |
284 | // if (rdev->family >= CHIP_R600) { |
285 | // rdev->pciep_rreg = &r600_pciep_rreg; |
285 | // rdev->pciep_rreg = &r600_pciep_rreg; |
286 | // rdev->pciep_wreg = &r600_pciep_wreg; |
286 | // rdev->pciep_wreg = &r600_pciep_wreg; |
287 | // } |
287 | // } |
288 | } |
288 | } |
289 | 289 | ||
290 | 290 | ||
291 | /* |
291 | /* |
292 | * ASIC |
292 | * ASIC |
293 | */ |
293 | */ |
294 | int radeon_asic_init(struct radeon_device *rdev) |
294 | int radeon_asic_init(struct radeon_device *rdev) |
295 | { |
295 | { |
296 | radeon_register_accessor_init(rdev); |
296 | radeon_register_accessor_init(rdev); |
297 | switch (rdev->family) { |
297 | switch (rdev->family) { |
298 | case CHIP_R100: |
298 | case CHIP_R100: |
299 | case CHIP_RV100: |
299 | case CHIP_RV100: |
300 | case CHIP_RS100: |
300 | case CHIP_RS100: |
301 | case CHIP_RV200: |
301 | case CHIP_RV200: |
302 | case CHIP_RS200: |
302 | case CHIP_RS200: |
303 | case CHIP_R200: |
303 | case CHIP_R200: |
304 | case CHIP_RV250: |
304 | case CHIP_RV250: |
305 | case CHIP_RS300: |
305 | case CHIP_RS300: |
306 | case CHIP_RV280: |
306 | case CHIP_RV280: |
307 | rdev->asic = &r100_asic; |
307 | rdev->asic = &r100_asic; |
308 | break; |
308 | break; |
309 | case CHIP_R300: |
309 | case CHIP_R300: |
310 | case CHIP_R350: |
310 | case CHIP_R350: |
311 | case CHIP_RV350: |
311 | case CHIP_RV350: |
312 | case CHIP_RV380: |
312 | case CHIP_RV380: |
313 | rdev->asic = &r300_asic; |
313 | rdev->asic = &r300_asic; |
314 | if (rdev->flags & RADEON_IS_PCIE) { |
314 | if (rdev->flags & RADEON_IS_PCIE) { |
315 | rdev->asic->gart_init = &rv370_pcie_gart_init; |
315 | rdev->asic->gart_init = &rv370_pcie_gart_init; |
316 | rdev->asic->gart_fini = &rv370_pcie_gart_fini; |
316 | rdev->asic->gart_fini = &rv370_pcie_gart_fini; |
317 | rdev->asic->gart_enable = &rv370_pcie_gart_enable; |
317 | rdev->asic->gart_enable = &rv370_pcie_gart_enable; |
318 | rdev->asic->gart_disable = &rv370_pcie_gart_disable; |
318 | rdev->asic->gart_disable = &rv370_pcie_gart_disable; |
319 | rdev->asic->gart_tlb_flush = &rv370_pcie_gart_tlb_flush; |
319 | rdev->asic->gart_tlb_flush = &rv370_pcie_gart_tlb_flush; |
320 | rdev->asic->gart_set_page = &rv370_pcie_gart_set_page; |
320 | rdev->asic->gart_set_page = &rv370_pcie_gart_set_page; |
321 | } |
321 | } |
322 | break; |
322 | break; |
323 | case CHIP_R420: |
323 | case CHIP_R420: |
324 | case CHIP_R423: |
324 | case CHIP_R423: |
325 | case CHIP_RV410: |
325 | case CHIP_RV410: |
326 | rdev->asic = &r420_asic; |
326 | rdev->asic = &r420_asic; |
327 | break; |
327 | break; |
328 | case CHIP_RS400: |
328 | case CHIP_RS400: |
329 | case CHIP_RS480: |
329 | case CHIP_RS480: |
330 | rdev->asic = &rs400_asic; |
330 | rdev->asic = &rs400_asic; |
331 | break; |
331 | break; |
332 | case CHIP_RS600: |
332 | case CHIP_RS600: |
333 | // rdev->asic = &rs600_asic; |
333 | // rdev->asic = &rs600_asic; |
334 | break; |
334 | break; |
335 | case CHIP_RS690: |
335 | case CHIP_RS690: |
336 | case CHIP_RS740: |
336 | case CHIP_RS740: |
337 | // rdev->asic = &rs690_asic; |
337 | // rdev->asic = &rs690_asic; |
338 | break; |
338 | break; |
339 | case CHIP_RV515: |
339 | case CHIP_RV515: |
340 | rdev->asic = &rv515_asic; |
340 | rdev->asic = &rv515_asic; |
341 | break; |
341 | break; |
342 | case CHIP_R520: |
342 | case CHIP_R520: |
343 | case CHIP_RV530: |
343 | case CHIP_RV530: |
344 | case CHIP_RV560: |
344 | case CHIP_RV560: |
345 | case CHIP_RV570: |
345 | case CHIP_RV570: |
346 | case CHIP_R580: |
346 | case CHIP_R580: |
347 | rdev->asic = &r520_asic; |
347 | rdev->asic = &r520_asic; |
348 | break; |
348 | break; |
349 | case CHIP_R600: |
349 | case CHIP_R600: |
350 | case CHIP_RV610: |
350 | case CHIP_RV610: |
351 | case CHIP_RV630: |
351 | case CHIP_RV630: |
352 | case CHIP_RV620: |
352 | case CHIP_RV620: |
353 | case CHIP_RV635: |
353 | case CHIP_RV635: |
354 | case CHIP_RV670: |
354 | case CHIP_RV670: |
355 | case CHIP_RS780: |
355 | case CHIP_RS780: |
356 | case CHIP_RV770: |
356 | case CHIP_RV770: |
357 | case CHIP_RV730: |
357 | case CHIP_RV730: |
358 | case CHIP_RV710: |
358 | case CHIP_RV710: |
359 | default: |
359 | default: |
360 | /* FIXME: not supported yet */ |
360 | /* FIXME: not supported yet */ |
361 | return -EINVAL; |
361 | return -EINVAL; |
362 | } |
362 | } |
363 | return 0; |
363 | return 0; |
364 | } |
364 | } |
365 | 365 | ||
366 | 366 | ||
367 | /* |
367 | /* |
368 | * Wrapper around modesetting bits. |
368 | * Wrapper around modesetting bits. |
369 | */ |
369 | */ |
370 | int radeon_clocks_init(struct radeon_device *rdev) |
370 | int radeon_clocks_init(struct radeon_device *rdev) |
371 | { |
371 | { |
372 | int r; |
372 | int r; |
373 | 373 | ||
374 | ENTER(); |
374 | ENTER(); |
375 | 375 | ||
376 | r = radeon_static_clocks_init(rdev->ddev); |
376 | r = radeon_static_clocks_init(rdev->ddev); |
377 | if (r) { |
377 | if (r) { |
378 | return r; |
378 | return r; |
379 | } |
379 | } |
380 | DRM_INFO("Clocks initialized !\n"); |
380 | DRM_INFO("Clocks initialized !\n"); |
381 | return 0; |
381 | return 0; |
382 | } |
382 | } |
383 | 383 | ||
384 | void radeon_clocks_fini(struct radeon_device *rdev) |
384 | void radeon_clocks_fini(struct radeon_device *rdev) |
385 | { |
385 | { |
386 | } |
386 | } |
387 | 387 | ||
388 | /* ATOM accessor methods */ |
388 | /* ATOM accessor methods */ |
389 | static uint32_t cail_pll_read(struct card_info *info, uint32_t reg) |
389 | static uint32_t cail_pll_read(struct card_info *info, uint32_t reg) |
390 | { |
390 | { |
391 | struct radeon_device *rdev = info->dev->dev_private; |
391 | struct radeon_device *rdev = info->dev->dev_private; |
392 | uint32_t r; |
392 | uint32_t r; |
393 | 393 | ||
394 | r = rdev->pll_rreg(rdev, reg); |
394 | r = rdev->pll_rreg(rdev, reg); |
395 | return r; |
395 | return r; |
396 | } |
396 | } |
397 | 397 | ||
398 | static void cail_pll_write(struct card_info *info, uint32_t reg, uint32_t val) |
398 | static void cail_pll_write(struct card_info *info, uint32_t reg, uint32_t val) |
399 | { |
399 | { |
400 | struct radeon_device *rdev = info->dev->dev_private; |
400 | struct radeon_device *rdev = info->dev->dev_private; |
401 | 401 | ||
402 | rdev->pll_wreg(rdev, reg, val); |
402 | rdev->pll_wreg(rdev, reg, val); |
403 | } |
403 | } |
404 | 404 | ||
405 | static uint32_t cail_mc_read(struct card_info *info, uint32_t reg) |
405 | static uint32_t cail_mc_read(struct card_info *info, uint32_t reg) |
406 | { |
406 | { |
407 | struct radeon_device *rdev = info->dev->dev_private; |
407 | struct radeon_device *rdev = info->dev->dev_private; |
408 | uint32_t r; |
408 | uint32_t r; |
409 | 409 | ||
410 | r = rdev->mc_rreg(rdev, reg); |
410 | r = rdev->mc_rreg(rdev, reg); |
411 | return r; |
411 | return r; |
412 | } |
412 | } |
413 | 413 | ||
414 | static void cail_mc_write(struct card_info *info, uint32_t reg, uint32_t val) |
414 | static void cail_mc_write(struct card_info *info, uint32_t reg, uint32_t val) |
415 | { |
415 | { |
416 | struct radeon_device *rdev = info->dev->dev_private; |
416 | struct radeon_device *rdev = info->dev->dev_private; |
417 | 417 | ||
418 | rdev->mc_wreg(rdev, reg, val); |
418 | rdev->mc_wreg(rdev, reg, val); |
419 | } |
419 | } |
420 | 420 | ||
421 | static void cail_reg_write(struct card_info *info, uint32_t reg, uint32_t val) |
421 | static void cail_reg_write(struct card_info *info, uint32_t reg, uint32_t val) |
422 | { |
422 | { |
423 | struct radeon_device *rdev = info->dev->dev_private; |
423 | struct radeon_device *rdev = info->dev->dev_private; |
424 | 424 | ||
425 | WREG32(reg*4, val); |
425 | WREG32(reg*4, val); |
426 | } |
426 | } |
427 | 427 | ||
428 | static uint32_t cail_reg_read(struct card_info *info, uint32_t reg) |
428 | static uint32_t cail_reg_read(struct card_info *info, uint32_t reg) |
429 | { |
429 | { |
430 | struct radeon_device *rdev = info->dev->dev_private; |
430 | struct radeon_device *rdev = info->dev->dev_private; |
431 | uint32_t r; |
431 | uint32_t r; |
432 | 432 | ||
433 | r = RREG32(reg*4); |
433 | r = RREG32(reg*4); |
434 | return r; |
434 | return r; |
435 | } |
435 | } |
436 | 436 | ||
437 | static struct card_info atom_card_info = { |
437 | static struct card_info atom_card_info = { |
438 | .dev = NULL, |
438 | .dev = NULL, |
439 | .reg_read = cail_reg_read, |
439 | .reg_read = cail_reg_read, |
440 | .reg_write = cail_reg_write, |
440 | .reg_write = cail_reg_write, |
441 | .mc_read = cail_mc_read, |
441 | .mc_read = cail_mc_read, |
442 | .mc_write = cail_mc_write, |
442 | .mc_write = cail_mc_write, |
443 | .pll_read = cail_pll_read, |
443 | .pll_read = cail_pll_read, |
444 | .pll_write = cail_pll_write, |
444 | .pll_write = cail_pll_write, |
445 | }; |
445 | }; |
446 | 446 | ||
447 | int radeon_atombios_init(struct radeon_device *rdev) |
447 | int radeon_atombios_init(struct radeon_device *rdev) |
448 | { |
448 | { |
449 | ENTER(); |
449 | ENTER(); |
450 | 450 | ||
451 | atom_card_info.dev = rdev->ddev; |
451 | atom_card_info.dev = rdev->ddev; |
452 | rdev->mode_info.atom_context = atom_parse(&atom_card_info, rdev->bios); |
452 | rdev->mode_info.atom_context = atom_parse(&atom_card_info, rdev->bios); |
453 | radeon_atom_initialize_bios_scratch_regs(rdev->ddev); |
453 | radeon_atom_initialize_bios_scratch_regs(rdev->ddev); |
454 | return 0; |
454 | return 0; |
455 | } |
455 | } |
456 | 456 | ||
457 | void radeon_atombios_fini(struct radeon_device *rdev) |
457 | void radeon_atombios_fini(struct radeon_device *rdev) |
458 | { |
458 | { |
459 | kfree(rdev->mode_info.atom_context); |
459 | kfree(rdev->mode_info.atom_context); |
460 | } |
460 | } |
461 | 461 | ||
462 | int radeon_combios_init(struct radeon_device *rdev) |
462 | int radeon_combios_init(struct radeon_device *rdev) |
463 | { |
463 | { |
464 | radeon_combios_initialize_bios_scratch_regs(rdev->ddev); |
464 | radeon_combios_initialize_bios_scratch_regs(rdev->ddev); |
465 | return 0; |
465 | return 0; |
466 | } |
466 | } |
467 | 467 | ||
468 | void radeon_combios_fini(struct radeon_device *rdev) |
468 | void radeon_combios_fini(struct radeon_device *rdev) |
469 | { |
469 | { |
470 | } |
470 | } |
471 | 471 | ||
472 | int radeon_modeset_init(struct radeon_device *rdev); |
472 | int radeon_modeset_init(struct radeon_device *rdev); |
473 | void radeon_modeset_fini(struct radeon_device *rdev); |
473 | void radeon_modeset_fini(struct radeon_device *rdev); |
474 | 474 | ||
475 | 475 | ||
476 | /* |
476 | /* |
477 | * Radeon device. |
477 | * Radeon device. |
478 | */ |
478 | */ |
479 | int radeon_device_init(struct radeon_device *rdev, |
479 | int radeon_device_init(struct radeon_device *rdev, |
480 | struct drm_device *ddev, |
480 | struct drm_device *ddev, |
481 | struct pci_dev *pdev, |
481 | struct pci_dev *pdev, |
482 | uint32_t flags) |
482 | uint32_t flags) |
483 | { |
483 | { |
484 | int r, ret; |
484 | int r, ret; |
485 | int dma_bits; |
485 | int dma_bits; |
486 | 486 | ||
487 | ENTER(); |
487 | ENTER(); |
488 | 488 | ||
489 | DRM_INFO("radeon: Initializing kernel modesetting.\n"); |
489 | DRM_INFO("radeon: Initializing kernel modesetting.\n"); |
490 | rdev->shutdown = false; |
490 | rdev->shutdown = false; |
491 | rdev->ddev = ddev; |
491 | rdev->ddev = ddev; |
492 | rdev->pdev = pdev; |
492 | rdev->pdev = pdev; |
493 | rdev->flags = flags; |
493 | rdev->flags = flags; |
494 | rdev->family = flags & RADEON_FAMILY_MASK; |
494 | rdev->family = flags & RADEON_FAMILY_MASK; |
495 | rdev->is_atom_bios = false; |
495 | rdev->is_atom_bios = false; |
496 | rdev->usec_timeout = RADEON_MAX_USEC_TIMEOUT; |
496 | rdev->usec_timeout = RADEON_MAX_USEC_TIMEOUT; |
497 | rdev->mc.gtt_size = radeon_gart_size * 1024 * 1024; |
497 | rdev->mc.gtt_size = radeon_gart_size * 1024 * 1024; |
498 | rdev->gpu_lockup = false; |
498 | rdev->gpu_lockup = false; |
499 | /* mutex initialization are all done here so we |
499 | /* mutex initialization are all done here so we |
500 | * can recall function without having locking issues */ |
500 | * can recall function without having locking issues */ |
501 | // mutex_init(&rdev->cs_mutex); |
501 | // mutex_init(&rdev->cs_mutex); |
502 | // mutex_init(&rdev->ib_pool.mutex); |
502 | // mutex_init(&rdev->ib_pool.mutex); |
503 | // mutex_init(&rdev->cp.mutex); |
503 | // mutex_init(&rdev->cp.mutex); |
504 | // rwlock_init(&rdev->fence_drv.lock); |
504 | // rwlock_init(&rdev->fence_drv.lock); |
505 | 505 | ||
506 | /* Set asic functions */ |
506 | /* Set asic functions */ |
507 | r = radeon_asic_init(rdev); |
507 | r = radeon_asic_init(rdev); |
508 | if (r) { |
508 | if (r) { |
509 | return r; |
509 | return r; |
510 | } |
510 | } |
511 | 511 | ||
512 | if (radeon_agpmode == -1) { |
512 | if (radeon_agpmode == -1) { |
513 | rdev->flags &= ~RADEON_IS_AGP; |
513 | rdev->flags &= ~RADEON_IS_AGP; |
514 | if (rdev->family >= CHIP_RV515 || |
514 | if (rdev->family >= CHIP_RV515 || |
515 | rdev->family == CHIP_RV380 || |
515 | rdev->family == CHIP_RV380 || |
516 | rdev->family == CHIP_RV410 || |
516 | rdev->family == CHIP_RV410 || |
517 | rdev->family == CHIP_R423) { |
517 | rdev->family == CHIP_R423) { |
518 | DRM_INFO("Forcing AGP to PCIE mode\n"); |
518 | DRM_INFO("Forcing AGP to PCIE mode\n"); |
519 | rdev->flags |= RADEON_IS_PCIE; |
519 | rdev->flags |= RADEON_IS_PCIE; |
520 | rdev->asic->gart_init = &rv370_pcie_gart_init; |
520 | rdev->asic->gart_init = &rv370_pcie_gart_init; |
521 | rdev->asic->gart_fini = &rv370_pcie_gart_fini; |
521 | rdev->asic->gart_fini = &rv370_pcie_gart_fini; |
522 | rdev->asic->gart_enable = &rv370_pcie_gart_enable; |
522 | rdev->asic->gart_enable = &rv370_pcie_gart_enable; |
523 | rdev->asic->gart_disable = &rv370_pcie_gart_disable; |
523 | rdev->asic->gart_disable = &rv370_pcie_gart_disable; |
524 | rdev->asic->gart_tlb_flush = &rv370_pcie_gart_tlb_flush; |
524 | rdev->asic->gart_tlb_flush = &rv370_pcie_gart_tlb_flush; |
525 | rdev->asic->gart_set_page = &rv370_pcie_gart_set_page; |
525 | rdev->asic->gart_set_page = &rv370_pcie_gart_set_page; |
526 | } else { |
526 | } else { |
527 | DRM_INFO("Forcing AGP to PCI mode\n"); |
527 | DRM_INFO("Forcing AGP to PCI mode\n"); |
528 | rdev->flags |= RADEON_IS_PCI; |
528 | rdev->flags |= RADEON_IS_PCI; |
529 | rdev->asic->gart_init = &r100_pci_gart_init; |
529 | rdev->asic->gart_init = &r100_pci_gart_init; |
530 | rdev->asic->gart_fini = &r100_pci_gart_fini; |
530 | rdev->asic->gart_fini = &r100_pci_gart_fini; |
531 | rdev->asic->gart_enable = &r100_pci_gart_enable; |
531 | rdev->asic->gart_enable = &r100_pci_gart_enable; |
532 | rdev->asic->gart_disable = &r100_pci_gart_disable; |
532 | rdev->asic->gart_disable = &r100_pci_gart_disable; |
533 | rdev->asic->gart_tlb_flush = &r100_pci_gart_tlb_flush; |
533 | rdev->asic->gart_tlb_flush = &r100_pci_gart_tlb_flush; |
534 | rdev->asic->gart_set_page = &r100_pci_gart_set_page; |
534 | rdev->asic->gart_set_page = &r100_pci_gart_set_page; |
535 | } |
535 | } |
536 | } |
536 | } |
537 | 537 | ||
538 | /* set DMA mask + need_dma32 flags. |
538 | /* set DMA mask + need_dma32 flags. |
539 | * PCIE - can handle 40-bits. |
539 | * PCIE - can handle 40-bits. |
540 | * IGP - can handle 40-bits (in theory) |
540 | * IGP - can handle 40-bits (in theory) |
541 | * AGP - generally dma32 is safest |
541 | * AGP - generally dma32 is safest |
542 | * PCI - only dma32 |
542 | * PCI - only dma32 |
543 | */ |
543 | */ |
544 | rdev->need_dma32 = false; |
544 | rdev->need_dma32 = false; |
545 | if (rdev->flags & RADEON_IS_AGP) |
545 | if (rdev->flags & RADEON_IS_AGP) |
546 | rdev->need_dma32 = true; |
546 | rdev->need_dma32 = true; |
547 | if (rdev->flags & RADEON_IS_PCI) |
547 | if (rdev->flags & RADEON_IS_PCI) |
548 | rdev->need_dma32 = true; |
548 | rdev->need_dma32 = true; |
549 | 549 | ||
550 | dma_bits = rdev->need_dma32 ? 32 : 40; |
550 | dma_bits = rdev->need_dma32 ? 32 : 40; |
551 | r = pci_set_dma_mask(rdev->pdev, DMA_BIT_MASK(dma_bits)); |
551 | r = pci_set_dma_mask(rdev->pdev, DMA_BIT_MASK(dma_bits)); |
552 | if (r) { |
552 | if (r) { |
553 | printk(KERN_WARNING "radeon: No suitable DMA available.\n"); |
553 | printk(KERN_WARNING "radeon: No suitable DMA available.\n"); |
554 | } |
554 | } |
555 | 555 | ||
556 | /* Registers mapping */ |
556 | /* Registers mapping */ |
557 | /* TODO: block userspace mapping of io register */ |
557 | /* TODO: block userspace mapping of io register */ |
558 | rdev->rmmio_base = pci_resource_start(rdev->pdev, 2); |
558 | rdev->rmmio_base = pci_resource_start(rdev->pdev, 2); |
559 | 559 | ||
560 | rdev->rmmio_size = pci_resource_len(rdev->pdev, 2); |
560 | rdev->rmmio_size = pci_resource_len(rdev->pdev, 2); |
561 | 561 | ||
562 | rdev->rmmio = (void*)MapIoMem(rdev->rmmio_base, rdev->rmmio_size, |
562 | rdev->rmmio = (void*)MapIoMem(rdev->rmmio_base, rdev->rmmio_size, |
563 | PG_SW+PG_NOCACHE); |
563 | PG_SW+PG_NOCACHE); |
564 | 564 | ||
565 | if (rdev->rmmio == NULL) { |
565 | if (rdev->rmmio == NULL) { |
566 | return -ENOMEM; |
566 | return -ENOMEM; |
567 | } |
567 | } |
568 | DRM_INFO("register mmio base: 0x%08X\n", (uint32_t)rdev->rmmio_base); |
568 | DRM_INFO("register mmio base: 0x%08X\n", (uint32_t)rdev->rmmio_base); |
569 | DRM_INFO("register mmio size: %u\n", (unsigned)rdev->rmmio_size); |
569 | DRM_INFO("register mmio size: %u\n", (unsigned)rdev->rmmio_size); |
570 | 570 | ||
571 | rdev->new_init_path = false; |
571 | rdev->new_init_path = false; |
572 | r = radeon_init(rdev); |
572 | r = radeon_init(rdev); |
573 | if (r) { |
573 | if (r) { |
574 | return r; |
574 | return r; |
575 | } |
575 | } |
576 | 576 | ||
577 | if (!rdev->new_init_path) { |
577 | if (!rdev->new_init_path) { |
578 | /* Setup errata flags */ |
578 | /* Setup errata flags */ |
579 | radeon_errata(rdev); |
579 | radeon_errata(rdev); |
580 | /* Initialize scratch registers */ |
580 | /* Initialize scratch registers */ |
581 | radeon_scratch_init(rdev); |
581 | radeon_scratch_init(rdev); |
582 | /* Initialize surface registers */ |
582 | /* Initialize surface registers */ |
583 | radeon_surface_init(rdev); |
583 | radeon_surface_init(rdev); |
584 | 584 | ||
585 | /* BIOS*/ |
585 | /* BIOS*/ |
586 | if (!radeon_get_bios(rdev)) { |
586 | if (!radeon_get_bios(rdev)) { |
587 | if (ASIC_IS_AVIVO(rdev)) |
587 | if (ASIC_IS_AVIVO(rdev)) |
588 | return -EINVAL; |
588 | return -EINVAL; |
589 | } |
589 | } |
590 | if (rdev->is_atom_bios) { |
590 | if (rdev->is_atom_bios) { |
591 | r = radeon_atombios_init(rdev); |
591 | r = radeon_atombios_init(rdev); |
592 | if (r) { |
592 | if (r) { |
593 | return r; |
593 | return r; |
594 | } |
594 | } |
595 | } else { |
595 | } else { |
596 | r = radeon_combios_init(rdev); |
596 | r = radeon_combios_init(rdev); |
597 | if (r) { |
597 | if (r) { |
598 | return r; |
598 | return r; |
599 | } |
599 | } |
600 | } |
600 | } |
601 | /* Reset gpu before posting otherwise ATOM will enter infinite loop */ |
601 | /* Reset gpu before posting otherwise ATOM will enter infinite loop */ |
602 | if (radeon_gpu_reset(rdev)) { |
602 | if (radeon_gpu_reset(rdev)) { |
603 | /* FIXME: what do we want to do here ? */ |
603 | /* FIXME: what do we want to do here ? */ |
604 | } |
604 | } |
605 | /* check if cards are posted or not */ |
605 | /* check if cards are posted or not */ |
606 | if (!radeon_card_posted(rdev) && rdev->bios) { |
606 | if (!radeon_card_posted(rdev) && rdev->bios) { |
607 | DRM_INFO("GPU not posted. posting now...\n"); |
607 | DRM_INFO("GPU not posted. posting now...\n"); |
608 | if (rdev->is_atom_bios) { |
608 | if (rdev->is_atom_bios) { |
609 | atom_asic_init(rdev->mode_info.atom_context); |
609 | atom_asic_init(rdev->mode_info.atom_context); |
610 | } else { |
610 | } else { |
611 | radeon_combios_asic_init(rdev->ddev); |
611 | radeon_combios_asic_init(rdev->ddev); |
612 | } |
612 | } |
613 | } |
613 | } |
614 | /* Get clock & vram information */ |
614 | /* Get clock & vram information */ |
615 | radeon_get_clock_info(rdev->ddev); |
615 | radeon_get_clock_info(rdev->ddev); |
616 | radeon_vram_info(rdev); |
616 | radeon_vram_info(rdev); |
617 | /* Initialize clocks */ |
617 | /* Initialize clocks */ |
618 | r = radeon_clocks_init(rdev); |
618 | r = radeon_clocks_init(rdev); |
619 | if (r) { |
619 | if (r) { |
620 | return r; |
620 | return r; |
621 | } |
621 | } |
622 | 622 | ||
623 | /* Initialize memory controller (also test AGP) */ |
623 | /* Initialize memory controller (also test AGP) */ |
624 | r = radeon_mc_init(rdev); |
624 | r = radeon_mc_init(rdev); |
625 | if (r) { |
625 | if (r) { |
626 | return r; |
626 | return r; |
627 | } |
627 | } |
628 | /* Memory manager */ |
628 | /* Memory manager */ |
629 | r = radeon_object_init(rdev); |
629 | r = radeon_object_init(rdev); |
630 | if (r) { |
630 | if (r) { |
631 | return r; |
631 | return r; |
632 | } |
632 | } |
633 | r = radeon_gpu_gart_init(rdev); |
633 | r = radeon_gpu_gart_init(rdev); |
634 | if (r) |
634 | if (r) |
635 | return r; |
635 | return r; |
636 | /* Initialize GART (initialize after TTM so we can allocate |
636 | /* Initialize GART (initialize after TTM so we can allocate |
637 | * memory through TTM but finalize after TTM) */ |
637 | * memory through TTM but finalize after TTM) */ |
638 | r = radeon_gart_enable(rdev); |
638 | r = radeon_gart_enable(rdev); |
639 | if (r) |
639 | if (r) |
640 | return 0; |
640 | return 0; |
641 | r = radeon_gem_init(rdev); |
641 | r = radeon_gem_init(rdev); |
642 | if (r) |
642 | if (r) |
643 | return 0; |
643 | return 0; |
644 | 644 | ||
645 | /* 1M ring buffer */ |
645 | /* 1M ring buffer */ |
646 | // r = radeon_cp_init(rdev, 1024 * 1024); |
646 | // r = radeon_cp_init(rdev, 1024 * 1024); |
647 | // if (r) |
647 | // if (r) |
648 | // return 0; |
648 | // return 0; |
649 | #if 0 |
649 | #if 0 |
650 | r = radeon_wb_init(rdev); |
650 | r = radeon_wb_init(rdev); |
651 | if (r) |
651 | if (r) |
652 | DRM_ERROR("radeon: failled initializing WB (%d).\n", r); |
652 | DRM_ERROR("radeon: failled initializing WB (%d).\n", r); |
653 | r = radeon_ib_pool_init(rdev); |
653 | r = radeon_ib_pool_init(rdev); |
654 | if (r) |
654 | if (r) |
655 | return 0; |
655 | return 0; |
656 | r = radeon_ib_test(rdev); |
656 | r = radeon_ib_test(rdev); |
657 | if (r) |
657 | if (r) |
658 | return 0; |
658 | return 0; |
659 | #endif |
659 | #endif |
660 | rdev->accel_working = true; |
660 | rdev->accel_working = true; |
661 | r = radeon_modeset_init(rdev); |
- | |
662 | } |
661 | } |
663 | DRM_INFO("radeon: kernel modesetting successfully initialized.\n"); |
662 | DRM_INFO("radeon: kernel modesetting successfully initialized.\n"); |
664 | // if (radeon_testing) { |
663 | // if (radeon_testing) { |
665 | // radeon_test_moves(rdev); |
664 | // radeon_test_moves(rdev); |
666 | // } |
665 | // } |
667 | // if (radeon_benchmarking) { |
666 | // if (radeon_benchmarking) { |
668 | // radeon_benchmark(rdev); |
667 | // radeon_benchmark(rdev); |
669 | // } |
668 | // } |
670 | return 0; |
669 | return 0; |
671 | } |
670 | } |
672 | 671 | ||
673 | 672 | ||
674 | static struct pci_device_id pciidlist[] = { |
673 | static struct pci_device_id pciidlist[] = { |
675 | radeon_PCI_IDS |
674 | radeon_PCI_IDS |
676 | }; |
675 | }; |
677 | 676 | ||
678 | 677 | ||
679 | u32_t drvEntry(int action, char *cmdline) |
678 | u32_t drvEntry(int action, char *cmdline) |
680 | { |
679 | { |
681 | struct pci_device_id *ent; |
680 | struct pci_device_id *ent; |
682 | 681 | ||
683 | dev_t device; |
682 | dev_t device; |
684 | int err; |
683 | int err; |
685 | u32_t retval = 0; |
684 | u32_t retval = 0; |
686 | 685 | ||
687 | if(action != 1) |
686 | if(action != 1) |
688 | return 0; |
687 | return 0; |
689 | 688 | ||
690 | if(!dbg_open("/hd0/2/atikms.log")) |
689 | if(!dbg_open("/hd0/2/atikms.log")) |
691 | { |
690 | { |
692 | printf("Can't open /hd0/2/atikms.log\nExit\n"); |
691 | printf("Can't open /hd0/2/atikms.log\nExit\n"); |
693 | return 0; |
692 | return 0; |
694 | } |
693 | } |
695 | 694 | ||
696 | if(cmdline) |
695 | if(cmdline) |
697 | dbgprintf("cmdline: %s\n", cmdline); |
696 | dbgprintf("cmdline: %s\n", cmdline); |
698 | 697 | ||
699 | enum_pci_devices(); |
698 | enum_pci_devices(); |
700 | 699 | ||
701 | ent = find_pci_device(&device, pciidlist); |
700 | ent = find_pci_device(&device, pciidlist); |
702 | 701 | ||
703 | if( unlikely(ent == NULL) ) |
702 | if( unlikely(ent == NULL) ) |
704 | { |
703 | { |
705 | dbgprintf("device not found\n"); |
704 | dbgprintf("device not found\n"); |
706 | return 0; |
705 | return 0; |
707 | }; |
706 | }; |
708 | 707 | ||
709 | dbgprintf("device %x:%x\n", device.pci_dev.vendor, |
708 | dbgprintf("device %x:%x\n", device.pci_dev.vendor, |
710 | device.pci_dev.device); |
709 | device.pci_dev.device); |
711 | 710 | ||
712 | err = drm_get_dev(&device.pci_dev, ent); |
711 | err = drm_get_dev(&device.pci_dev, ent); |
713 | 712 | ||
714 | return retval; |
713 | return retval; |
715 | }; |
714 | }; |
716 | 715 | ||
717 | /* |
716 | /* |
718 | static struct drm_driver kms_driver = { |
717 | static struct drm_driver kms_driver = { |
719 | .driver_features = |
718 | .driver_features = |
720 | DRIVER_USE_AGP | DRIVER_USE_MTRR | DRIVER_PCI_DMA | DRIVER_SG | |
719 | DRIVER_USE_AGP | DRIVER_USE_MTRR | DRIVER_PCI_DMA | DRIVER_SG | |
721 | DRIVER_HAVE_IRQ | DRIVER_HAVE_DMA | DRIVER_IRQ_SHARED | DRIVER_GEM, |
720 | DRIVER_HAVE_IRQ | DRIVER_HAVE_DMA | DRIVER_IRQ_SHARED | DRIVER_GEM, |
722 | .dev_priv_size = 0, |
721 | .dev_priv_size = 0, |
723 | .load = radeon_driver_load_kms, |
722 | .load = radeon_driver_load_kms, |
724 | .firstopen = radeon_driver_firstopen_kms, |
723 | .firstopen = radeon_driver_firstopen_kms, |
725 | .open = radeon_driver_open_kms, |
724 | .open = radeon_driver_open_kms, |
726 | .preclose = radeon_driver_preclose_kms, |
725 | .preclose = radeon_driver_preclose_kms, |
727 | .postclose = radeon_driver_postclose_kms, |
726 | .postclose = radeon_driver_postclose_kms, |
728 | .lastclose = radeon_driver_lastclose_kms, |
727 | .lastclose = radeon_driver_lastclose_kms, |
729 | .unload = radeon_driver_unload_kms, |
728 | .unload = radeon_driver_unload_kms, |
730 | .suspend = radeon_suspend_kms, |
729 | .suspend = radeon_suspend_kms, |
731 | .resume = radeon_resume_kms, |
730 | .resume = radeon_resume_kms, |
732 | .get_vblank_counter = radeon_get_vblank_counter_kms, |
731 | .get_vblank_counter = radeon_get_vblank_counter_kms, |
733 | .enable_vblank = radeon_enable_vblank_kms, |
732 | .enable_vblank = radeon_enable_vblank_kms, |
734 | .disable_vblank = radeon_disable_vblank_kms, |
733 | .disable_vblank = radeon_disable_vblank_kms, |
735 | .master_create = radeon_master_create_kms, |
734 | .master_create = radeon_master_create_kms, |
736 | .master_destroy = radeon_master_destroy_kms, |
735 | .master_destroy = radeon_master_destroy_kms, |
737 | #if defined(CONFIG_DEBUG_FS) |
736 | #if defined(CONFIG_DEBUG_FS) |
738 | .debugfs_init = radeon_debugfs_init, |
737 | .debugfs_init = radeon_debugfs_init, |
739 | .debugfs_cleanup = radeon_debugfs_cleanup, |
738 | .debugfs_cleanup = radeon_debugfs_cleanup, |
740 | #endif |
739 | #endif |
741 | .irq_preinstall = radeon_driver_irq_preinstall_kms, |
740 | .irq_preinstall = radeon_driver_irq_preinstall_kms, |
742 | .irq_postinstall = radeon_driver_irq_postinstall_kms, |
741 | .irq_postinstall = radeon_driver_irq_postinstall_kms, |
743 | .irq_uninstall = radeon_driver_irq_uninstall_kms, |
742 | .irq_uninstall = radeon_driver_irq_uninstall_kms, |
744 | .irq_handler = radeon_driver_irq_handler_kms, |
743 | .irq_handler = radeon_driver_irq_handler_kms, |
745 | .reclaim_buffers = drm_core_reclaim_buffers, |
744 | .reclaim_buffers = drm_core_reclaim_buffers, |
746 | .get_map_ofs = drm_core_get_map_ofs, |
745 | .get_map_ofs = drm_core_get_map_ofs, |
747 | .get_reg_ofs = drm_core_get_reg_ofs, |
746 | .get_reg_ofs = drm_core_get_reg_ofs, |
748 | .ioctls = radeon_ioctls_kms, |
747 | .ioctls = radeon_ioctls_kms, |
749 | .gem_init_object = radeon_gem_object_init, |
748 | .gem_init_object = radeon_gem_object_init, |
750 | .gem_free_object = radeon_gem_object_free, |
749 | .gem_free_object = radeon_gem_object_free, |
751 | .dma_ioctl = radeon_dma_ioctl_kms, |
750 | .dma_ioctl = radeon_dma_ioctl_kms, |
752 | .fops = { |
751 | .fops = { |
753 | .owner = THIS_MODULE, |
752 | .owner = THIS_MODULE, |
754 | .open = drm_open, |
753 | .open = drm_open, |
755 | .release = drm_release, |
754 | .release = drm_release, |
756 | .ioctl = drm_ioctl, |
755 | .ioctl = drm_ioctl, |
757 | .mmap = radeon_mmap, |
756 | .mmap = radeon_mmap, |
758 | .poll = drm_poll, |
757 | .poll = drm_poll, |
759 | .fasync = drm_fasync, |
758 | .fasync = drm_fasync, |
760 | #ifdef CONFIG_COMPAT |
759 | #ifdef CONFIG_COMPAT |
761 | .compat_ioctl = NULL, |
760 | .compat_ioctl = NULL, |
762 | #endif |
761 | #endif |
763 | }, |
762 | }, |
764 | 763 | ||
765 | .pci_driver = { |
764 | .pci_driver = { |
766 | .name = DRIVER_NAME, |
765 | .name = DRIVER_NAME, |
767 | .id_table = pciidlist, |
766 | .id_table = pciidlist, |
768 | .probe = radeon_pci_probe, |
767 | .probe = radeon_pci_probe, |
769 | .remove = radeon_pci_remove, |
768 | .remove = radeon_pci_remove, |
770 | .suspend = radeon_pci_suspend, |
769 | .suspend = radeon_pci_suspend, |
771 | .resume = radeon_pci_resume, |
770 | .resume = radeon_pci_resume, |
772 | }, |
771 | }, |
773 | 772 | ||
774 | .name = DRIVER_NAME, |
773 | .name = DRIVER_NAME, |
775 | .desc = DRIVER_DESC, |
774 | .desc = DRIVER_DESC, |
776 | .date = DRIVER_DATE, |
775 | .date = DRIVER_DATE, |
777 | .major = KMS_DRIVER_MAJOR, |
776 | .major = KMS_DRIVER_MAJOR, |
778 | .minor = KMS_DRIVER_MINOR, |
777 | .minor = KMS_DRIVER_MINOR, |
779 | .patchlevel = KMS_DRIVER_PATCHLEVEL, |
778 | .patchlevel = KMS_DRIVER_PATCHLEVEL, |
780 | }; |
779 | }; |
781 | */ |
780 | */ |
782 | 781 | ||
783 | 782 | ||
784 | /* |
783 | /* |
785 | * Driver load/unload |
784 | * Driver load/unload |
786 | */ |
785 | */ |
787 | int radeon_driver_load_kms(struct drm_device *dev, unsigned long flags) |
786 | int radeon_driver_load_kms(struct drm_device *dev, unsigned long flags) |
788 | { |
787 | { |
789 | struct radeon_device *rdev; |
788 | struct radeon_device *rdev; |
790 | int r; |
789 | int r; |
791 | 790 | ||
792 | dbgprintf("%s\n",__FUNCTION__); |
791 | ENTER(); |
793 | 792 | ||
794 | rdev = kzalloc(sizeof(struct radeon_device), GFP_KERNEL); |
793 | rdev = kzalloc(sizeof(struct radeon_device), GFP_KERNEL); |
795 | if (rdev == NULL) { |
794 | if (rdev == NULL) { |
796 | return -ENOMEM; |
795 | return -ENOMEM; |
797 | }; |
796 | }; |
798 | 797 | ||
799 | dev->dev_private = (void *)rdev; |
798 | dev->dev_private = (void *)rdev; |
800 | 799 | ||
801 | /* update BUS flag */ |
800 | /* update BUS flag */ |
802 | // if (drm_device_is_agp(dev)) { |
801 | // if (drm_device_is_agp(dev)) { |
803 | flags |= RADEON_IS_AGP; |
802 | flags |= RADEON_IS_AGP; |
804 | // } else if (drm_device_is_pcie(dev)) { |
803 | // } else if (drm_device_is_pcie(dev)) { |
805 | // flags |= RADEON_IS_PCIE; |
804 | // flags |= RADEON_IS_PCIE; |
806 | // } else { |
805 | // } else { |
807 | // flags |= RADEON_IS_PCI; |
806 | // flags |= RADEON_IS_PCI; |
808 | // } |
807 | // } |
- | 808 | ||
- | 809 | /* radeon_device_init should report only fatal error |
|
- | 810 | * like memory allocation failure or iomapping failure, |
|
- | 811 | * or memory manager initialization failure, it must |
|
- | 812 | * properly initialize the GPU MC controller and permit |
|
- | 813 | * VRAM allocation |
|
809 | 814 | */ |
|
810 | r = radeon_device_init(rdev, dev, dev->pdev, flags); |
815 | r = radeon_device_init(rdev, dev, dev->pdev, flags); |
811 | if (r) { |
816 | if (r) { |
- | 817 | DRM_ERROR("Fatal error while trying to initialize radeon.\n"); |
|
- | 818 | return r; |
|
- | 819 | } |
|
- | 820 | /* Again modeset_init should fail only on fatal error |
|
- | 821 | * otherwise it should provide enough functionalities |
|
- | 822 | * for shadowfb to run |
|
812 | dbgprintf("Failed to initialize Radeon, disabling IOCTL\n"); |
823 | */ |
- | 824 | r = radeon_modeset_init(rdev); |
|
813 | // radeon_device_fini(rdev); |
825 | if (r) { |
814 | return r; |
826 | return r; |
815 | } |
827 | } |
816 | return 0; |
828 | return 0; |
817 | } |
829 | } |
818 | 830 | ||
819 | int drm_get_dev(struct pci_dev *pdev, const struct pci_device_id *ent) |
831 | int drm_get_dev(struct pci_dev *pdev, const struct pci_device_id *ent) |
820 | { |
832 | { |
821 | struct drm_device *dev; |
833 | struct drm_device *dev; |
822 | int ret; |
834 | int ret; |
823 | 835 | ||
824 | dbgprintf("%s\n",__FUNCTION__); |
836 | dbgprintf("%s\n",__FUNCTION__); |
825 | 837 | ||
826 | dev = malloc(sizeof(*dev)); |
838 | dev = malloc(sizeof(*dev)); |
827 | if (!dev) |
839 | if (!dev) |
828 | return -ENOMEM; |
840 | return -ENOMEM; |
829 | 841 | ||
830 | // ret = pci_enable_device(pdev); |
842 | // ret = pci_enable_device(pdev); |
831 | // if (ret) |
843 | // if (ret) |
832 | // goto err_g1; |
844 | // goto err_g1; |
833 | 845 | ||
834 | // pci_set_master(pdev); |
846 | // pci_set_master(pdev); |
835 | 847 | ||
836 | // if ((ret = drm_fill_in_dev(dev, pdev, ent, driver))) { |
848 | // if ((ret = drm_fill_in_dev(dev, pdev, ent, driver))) { |
837 | // printk(KERN_ERR "DRM: Fill_in_dev failed.\n"); |
849 | // printk(KERN_ERR "DRM: Fill_in_dev failed.\n"); |
838 | // goto err_g2; |
850 | // goto err_g2; |
839 | // } |
851 | // } |
840 | 852 | ||
841 | dev->pdev = pdev; |
853 | dev->pdev = pdev; |
842 | dev->pci_device = pdev->device; |
854 | dev->pci_device = pdev->device; |
843 | dev->pci_vendor = pdev->vendor; |
855 | dev->pci_vendor = pdev->vendor; |
844 | 856 | ||
845 | // if (drm_core_check_feature(dev, DRIVER_MODESET)) { |
857 | // if (drm_core_check_feature(dev, DRIVER_MODESET)) { |
846 | // pci_set_drvdata(pdev, dev); |
858 | // pci_set_drvdata(pdev, dev); |
847 | // ret = drm_get_minor(dev, &dev->control, DRM_MINOR_CONTROL); |
859 | // ret = drm_get_minor(dev, &dev->control, DRM_MINOR_CONTROL); |
848 | // if (ret) |
860 | // if (ret) |
849 | // goto err_g2; |
861 | // goto err_g2; |
850 | // } |
862 | // } |
851 | 863 | ||
852 | // if ((ret = drm_get_minor(dev, &dev->primary, DRM_MINOR_LEGACY))) |
864 | // if ((ret = drm_get_minor(dev, &dev->primary, DRM_MINOR_LEGACY))) |
853 | // goto err_g3; |
865 | // goto err_g3; |
854 | 866 | ||
855 | // if (dev->driver->load) { |
867 | // if (dev->driver->load) { |
856 | // ret = dev->driver->load(dev, ent->driver_data); |
868 | // ret = dev->driver->load(dev, ent->driver_data); |
857 | // if (ret) |
869 | // if (ret) |
858 | // goto err_g4; |
870 | // goto err_g4; |
859 | // } |
871 | // } |
860 | 872 | ||
861 | ret = radeon_driver_load_kms(dev, ent->driver_data ); |
873 | ret = radeon_driver_load_kms(dev, ent->driver_data ); |
862 | if (ret) |
874 | if (ret) |
863 | goto err_g4; |
875 | goto err_g4; |
864 | 876 | ||
865 | // list_add_tail(&dev->driver_item, &driver->device_list); |
877 | // list_add_tail(&dev->driver_item, &driver->device_list); |
866 | 878 | ||
867 | // DRM_INFO("Initialized %s %d.%d.%d %s for %s on minor %d\n", |
879 | // DRM_INFO("Initialized %s %d.%d.%d %s for %s on minor %d\n", |
868 | // driver->name, driver->major, driver->minor, driver->patchlevel, |
880 | // driver->name, driver->major, driver->minor, driver->patchlevel, |
869 | // driver->date, pci_name(pdev), dev->primary->index); |
881 | // driver->date, pci_name(pdev), dev->primary->index); |
870 | 882 | ||
871 | set_mode(dev, 1024, 768); |
883 | set_mode(dev, 1280, 1024); |
872 | 884 | ||
873 | return 0; |
885 | return 0; |
874 | 886 | ||
875 | err_g4: |
887 | err_g4: |
876 | // drm_put_minor(&dev->primary); |
888 | // drm_put_minor(&dev->primary); |
877 | //err_g3: |
889 | //err_g3: |
878 | // if (drm_core_check_feature(dev, DRIVER_MODESET)) |
890 | // if (drm_core_check_feature(dev, DRIVER_MODESET)) |
879 | // drm_put_minor(&dev->control); |
891 | // drm_put_minor(&dev->control); |
880 | //err_g2: |
892 | //err_g2: |
881 | // pci_disable_device(pdev); |
893 | // pci_disable_device(pdev); |
882 | //err_g1: |
894 | //err_g1: |
883 | free(dev); |
895 | free(dev); |
884 | 896 | ||
885 | return ret; |
897 | return ret; |
886 | } |
898 | } |
887 | 899 | ||
888 | resource_size_t drm_get_resource_start(struct drm_device *dev, unsigned int resource) |
900 | resource_size_t drm_get_resource_start(struct drm_device *dev, unsigned int resource) |
889 | { |
901 | { |
890 | return pci_resource_start(dev->pdev, resource); |
902 | return pci_resource_start(dev->pdev, resource); |
891 | } |
903 | } |
892 | 904 | ||
893 | resource_size_t drm_get_resource_len(struct drm_device *dev, unsigned int resource) |
905 | resource_size_t drm_get_resource_len(struct drm_device *dev, unsigned int resource) |
894 | { |
906 | { |
895 | return pci_resource_len(dev->pdev, resource); |
907 | return pci_resource_len(dev->pdev, resource); |
896 | } |
908 | } |
897 | 909 | ||
898 | 910 | ||
899 | uint32_t __div64_32(uint64_t *n, uint32_t base) |
911 | uint32_t __div64_32(uint64_t *n, uint32_t base) |
900 | { |
912 | { |
901 | uint64_t rem = *n; |
913 | uint64_t rem = *n; |
902 | uint64_t b = base; |
914 | uint64_t b = base; |
903 | uint64_t res, d = 1; |
915 | uint64_t res, d = 1; |
904 | uint32_t high = rem >> 32; |
916 | uint32_t high = rem >> 32; |
905 | 917 | ||
906 | /* Reduce the thing a bit first */ |
918 | /* Reduce the thing a bit first */ |
907 | res = 0; |
919 | res = 0; |
908 | if (high >= base) { |
920 | if (high >= base) { |
909 | high /= base; |
921 | high /= base; |
910 | res = (uint64_t) high << 32; |
922 | res = (uint64_t) high << 32; |
911 | rem -= (uint64_t) (high*base) << 32; |
923 | rem -= (uint64_t) (high*base) << 32; |
912 | } |
924 | } |
913 | 925 | ||
914 | while ((int64_t)b > 0 && b < rem) { |
926 | while ((int64_t)b > 0 && b < rem) { |
915 | b = b+b; |
927 | b = b+b; |
916 | d = d+d; |
928 | d = d+d; |
917 | } |
929 | } |
918 | 930 | ||
919 | do { |
931 | do { |
920 | if (rem >= b) { |
932 | if (rem >= b) { |
921 | rem -= b; |
933 | rem -= b; |
922 | res += d; |
934 | res += d; |
923 | } |
935 | } |
924 | b >>= 1; |
936 | b >>= 1; |
925 | d >>= 1; |
937 | d >>= 1; |
926 | } while (d); |
938 | } while (d); |
927 | 939 | ||
928 | *n = res; |
940 | *n = res; |
929 | return rem; |
941 | return rem; |
930 | }>><>><>=>>>>>>>>> |
942 | }>><>><>=>>>>>>>>> |