Subversion Repositories Kolibri OS

Rev

Rev 1221 | Rev 1268 | Go to most recent revision | Show entire file | Regard whitespace | Details | Blame | Last modification | View Log | RSS feed

Rev 1221 Rev 1233
Line 414... Line 414...
414
void r600_wb_fini(struct radeon_device *rdev);
414
void r600_wb_fini(struct radeon_device *rdev);
415
void r600_cp_commit(struct radeon_device *rdev);
415
void r600_cp_commit(struct radeon_device *rdev);
416
void r600_pcie_gart_tlb_flush(struct radeon_device *rdev);
416
void r600_pcie_gart_tlb_flush(struct radeon_device *rdev);
417
uint32_t r600_pciep_rreg(struct radeon_device *rdev, uint32_t reg);
417
uint32_t r600_pciep_rreg(struct radeon_device *rdev, uint32_t reg);
418
void r600_pciep_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v);
418
void r600_pciep_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v);
-
 
419
int r600_cs_parse(struct radeon_cs_parser *p);
-
 
420
void r600_fence_ring_emit(struct radeon_device *rdev,
-
 
421
			  struct radeon_fence *fence);
-
 
422
int r600_copy_dma(struct radeon_device *rdev,
-
 
423
		  uint64_t src_offset,
-
 
424
		  uint64_t dst_offset,
-
 
425
		  unsigned num_pages,
-
 
426
		  struct radeon_fence *fence);
-
 
427
int r600_irq_process(struct radeon_device *rdev);
-
 
428
int r600_irq_set(struct radeon_device *rdev);
-
 
429
int r600_gpu_reset(struct radeon_device *rdev);
-
 
430
int r600_set_surface_reg(struct radeon_device *rdev, int reg,
-
 
431
			 uint32_t tiling_flags, uint32_t pitch,
-
 
432
			 uint32_t offset, uint32_t obj_size);
-
 
433
int r600_clear_surface_reg(struct radeon_device *rdev, int reg);
-
 
434
void r600_ring_ib_execute(struct radeon_device *rdev, struct radeon_ib *ib);
-
 
435
int r600_ring_test(struct radeon_device *rdev);
-
 
436
int r600_copy_blit(struct radeon_device *rdev,
-
 
437
		   uint64_t src_offset, uint64_t dst_offset,
-
 
438
		   unsigned num_pages, struct radeon_fence *fence);
-
 
439
 
-
 
440
static struct radeon_asic r600_asic = {
-
 
441
	.init = &r600_init,
-
 
442
//	.fini = &r600_fini,
-
 
443
//	.suspend = &r600_suspend,
-
 
444
//	.resume = &r600_resume,
-
 
445
//	.cp_commit = &r600_cp_commit,
-
 
446
	.vga_set_state = &r600_vga_set_state,
-
 
447
	.gpu_reset = &r600_gpu_reset,
-
 
448
	.gart_tlb_flush = &r600_pcie_gart_tlb_flush,
-
 
449
	.gart_set_page = &rs600_gart_set_page,
-
 
450
//	.ring_test = &r600_ring_test,
-
 
451
//	.ring_ib_execute = &r600_ring_ib_execute,
-
 
452
//	.irq_set = &r600_irq_set,
-
 
453
//	.irq_process = &r600_irq_process,
-
 
454
//	.fence_ring_emit = &r600_fence_ring_emit,
-
 
455
//	.cs_parse = &r600_cs_parse,
-
 
456
//	.copy_blit = &r600_copy_blit,
-
 
457
//	.copy_dma = &r600_copy_blit,
-
 
458
//	.copy = &r600_copy_blit,
-
 
459
	.set_engine_clock = &radeon_atom_set_engine_clock,
-
 
460
	.set_memory_clock = &radeon_atom_set_memory_clock,
-
 
461
	.set_pcie_lanes = NULL,
-
 
462
	.set_clock_gating = &radeon_atom_set_clock_gating,
-
 
463
	.set_surface_reg = r600_set_surface_reg,
-
 
464
	.clear_surface_reg = r600_clear_surface_reg,
-
 
465
	.bandwidth_update = &rv515_bandwidth_update,
-
 
466
};
-
 
467
 
-
 
468
/*
-
 
469
 * rv770,rv730,rv710,rv740
-
 
470
 */
-
 
471
int rv770_init(struct radeon_device *rdev);
-
 
472
void rv770_fini(struct radeon_device *rdev);
-
 
473
int rv770_suspend(struct radeon_device *rdev);
-
 
474
int rv770_resume(struct radeon_device *rdev);
-
 
475
int rv770_gpu_reset(struct radeon_device *rdev);
-
 
476
 
-
 
477
static struct radeon_asic rv770_asic = {
-
 
478
	.init = &rv770_init,
-
 
479
//	.fini = &rv770_fini,
-
 
480
//	.suspend = &rv770_suspend,
-
 
481
//	.resume = &rv770_resume,
-
 
482
//	.cp_commit = &r600_cp_commit,
-
 
483
	.gpu_reset = &rv770_gpu_reset,
-
 
484
	.vga_set_state = &r600_vga_set_state,
-
 
485
	.gart_tlb_flush = &r600_pcie_gart_tlb_flush,
-
 
486
	.gart_set_page = &rs600_gart_set_page,
-
 
487
//	.ring_test = &r600_ring_test,
-
 
488
//	.ring_ib_execute = &r600_ring_ib_execute,
-
 
489
//	.irq_set = &r600_irq_set,
-
 
490
//	.irq_process = &r600_irq_process,
-
 
491
//	.fence_ring_emit = &r600_fence_ring_emit,
-
 
492
//	.cs_parse = &r600_cs_parse,
-
 
493
//	.copy_blit = &r600_copy_blit,
-
 
494
//	.copy_dma = &r600_copy_blit,
-
 
495
//	.copy = &r600_copy_blit,
-
 
496
	.set_engine_clock = &radeon_atom_set_engine_clock,
-
 
497
	.set_memory_clock = &radeon_atom_set_memory_clock,
-
 
498
	.set_pcie_lanes = NULL,
-
 
499
	.set_clock_gating = &radeon_atom_set_clock_gating,
-
 
500
	.set_surface_reg = r600_set_surface_reg,
-
 
501
	.clear_surface_reg = r600_clear_surface_reg,
-
 
502
	.bandwidth_update = &rv515_bandwidth_update,
-
 
503
};
Line 419... Line 504...
419
 
504