WebSVN – Kolibri OS – Diff – /drivers/video/drm/radeon/radeon.h


/*
 * Copyright 2008 Advanced Micro Devices, Inc.
 * Copyright 2008 Red Hat Inc.
 * Copyright 2009 Jerome Glisse.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 *
 * Authors: Dave Airlie
 *          Alex Deucher
 *          Jerome Glisse
 */
#ifndef __RADEON_H__
#define __RADEON_H__
 
//#include "radeon_object.h"
 
/* TODO: Here are things that needs to be done :
 *	- surface allocator & initializer : (bit like scratch reg) should
 *	  initialize HDP_ stuff on RS600, R600, R700 hw, well anythings
 *	  related to surface
 *	- WB : write back stuff (do it bit like scratch reg things)
 *	- Vblank : look at Jesse's rework and what we should do
 *	- r600/r700: gart & cp
 *	- cs : clean cs ioctl use bitmap & things like that.
 *	- power management stuff
 *	- Barrier in gart code
 *	- Unmappabled vram ?
 *	- TESTING, TESTING, TESTING
 */
 
/* Initialization path:
 *  We expect that acceleration initialization might fail for various
 *  reasons even thought we work hard to make it works on most
 *  configurations. In order to still have a working userspace in such
 *  situation the init path must succeed up to the memory controller
 *  initialization point. Failure before this point are considered as
 *  fatal error. Here is the init callchain :
 *      radeon_device_init  perform common structure, mutex initialization
 *      asic_init           setup the GPU memory layout and perform all
 *                          one time initialization (failure in this
 *                          function are considered fatal)
 *      asic_startup        setup the GPU acceleration, in order to
 *                          follow guideline the first thing this
 *                          function should do is setting the GPU
 *                          memory controller (only MC setup failure
 *                          are considered as fatal)
 */
 
 
#include 
 
 
#include 
 
#include 
 
#include 
#include "drm_edid.h"
 
#include "radeon_family.h"
#include "radeon_mode.h"
#include "radeon_reg.h"
 
#include 
 
/*
 * Modules parameters.
 */
extern int radeon_no_wb;
extern int radeon_modeset;
extern int radeon_dynclks;
extern int radeon_r4xx_atom;
extern int radeon_agpmode;
extern int radeon_vram_limit;
extern int radeon_gart_size;
extern int radeon_benchmarking;
extern int radeon_testing;
extern int radeon_connector_table;
extern int radeon_tv;
 
typedef struct
{
  int width;
  int height;
  int bpp;
  int freq;
}mode_t;
 
static inline uint8_t __raw_readb(const volatile void __iomem *addr)
{
    return *(const volatile uint8_t __force *) addr;
}
 
static inline uint16_t __raw_readw(const volatile void __iomem *addr)
{
    return *(const volatile uint16_t __force *) addr;
}
 
static inline uint32_t __raw_readl(const volatile void __iomem *addr)
{
    return *(const volatile uint32_t __force *) addr;
}
 
#define readb __raw_readb
#define readw __raw_readw
#define readl __raw_readl
 
 
 
static inline void __raw_writeb(uint8_t b, volatile void __iomem *addr)
{
    *(volatile uint8_t __force *) addr = b;
}
 
static inline void __raw_writew(uint16_t b, volatile void __iomem *addr)
{
    *(volatile uint16_t __force *) addr = b;
}
 
static inline void __raw_writel(uint32_t b, volatile void __iomem *addr)
{
    *(volatile uint32_t __force *) addr = b;
}
 
static inline void __raw_writeq(__u64 b, volatile void __iomem *addr)
{
        *(volatile __u64 *)addr = b;
}
 
#define writeb __raw_writeb
#define writew __raw_writew
#define writel __raw_writel
#define writeq __raw_writeq
 
 
/*
 * Copy from radeon_drv.h so we don't have to include both and have conflicting
 * symbol;
 */
#define RADEON_MAX_USEC_TIMEOUT         100000  /* 100 ms */
#define RADEON_IB_POOL_SIZE             16
#define RADEON_DEBUGFS_MAX_NUM_FILES	32
#define RADEONFB_CONN_LIMIT             4
#define RADEON_BIOS_NUM_SCRATCH		8
 
/*
 * Errata workarounds.
 */
enum radeon_pll_errata {
    CHIP_ERRATA_R300_CG             = 0x00000001,
    CHIP_ERRATA_PLL_DUMMYREADS      = 0x00000002,
    CHIP_ERRATA_PLL_DELAY           = 0x00000004
};
 
 
struct radeon_device;
 
 
/*
 * BIOS.
 */
bool radeon_get_bios(struct radeon_device *rdev);
 
 
/*
 * Dummy page
 */
struct radeon_dummy_page {
	struct page	*page;
	dma_addr_t	addr;
};
int radeon_dummy_page_init(struct radeon_device *rdev);
void radeon_dummy_page_fini(struct radeon_device *rdev);
 
 
/*
 * Clocks
 */
struct radeon_clock {
	struct radeon_pll p1pll;
	struct radeon_pll p2pll;
	struct radeon_pll spll;
	struct radeon_pll mpll;
	/* 10 Khz units */
	uint32_t default_mclk;
	uint32_t default_sclk;
};
 
/*
 * Power management
 */
int radeon_pm_init(struct radeon_device *rdev);
 
/*
 * Fences.
 */
struct radeon_fence_driver {
	uint32_t			scratch_reg;
//	atomic_t			seq;
	uint32_t			last_seq;
	unsigned long			count_timeout;
//	wait_queue_head_t		queue;
//	rwlock_t			lock;
	struct list_head		created;
	struct list_head		emited;
	struct list_head		signaled;
};
 
struct radeon_fence {
	struct radeon_device		*rdev;
//	struct kref			kref;
	struct list_head		list;
	/* protected by radeon_fence.lock */
	uint32_t			seq;
	unsigned long			timeout;
	bool				emited;
	bool				signaled;
};
 
int radeon_fence_driver_init(struct radeon_device *rdev);
void radeon_fence_driver_fini(struct radeon_device *rdev);
int radeon_fence_create(struct radeon_device *rdev, struct radeon_fence **fence);
int radeon_fence_emit(struct radeon_device *rdev, struct radeon_fence *fence);
void radeon_fence_process(struct radeon_device *rdev);
bool radeon_fence_signaled(struct radeon_fence *fence);
int radeon_fence_wait(struct radeon_fence *fence, bool interruptible);
int radeon_fence_wait_next(struct radeon_device *rdev);
int radeon_fence_wait_last(struct radeon_device *rdev);
struct radeon_fence *radeon_fence_ref(struct radeon_fence *fence);
void radeon_fence_unref(struct radeon_fence **fence);
 
/*
 * Tiling registers
 */
struct radeon_surface_reg {
	struct radeon_object *robj;
};
 
#define RADEON_GEM_MAX_SURFACES 8
 
/*
 * Radeon buffer.
 */
struct radeon_object;
 
struct radeon_object_list {
	struct list_head	list;
	struct radeon_object	*robj;
	uint64_t		gpu_offset;
	unsigned		rdomain;
	unsigned		wdomain;
	uint32_t                tiling_flags;
};
 
int radeon_object_init(struct radeon_device *rdev);
void radeon_object_fini(struct radeon_device *rdev);
int radeon_object_create(struct radeon_device *rdev,
			 struct drm_gem_object *gobj,
			 unsigned long size,
			 bool kernel,
			 uint32_t domain,
			 bool interruptible,
			 struct radeon_object **robj_ptr);
 
 
/*
 * GEM objects.
 */
struct radeon_gem {
	struct list_head	objects;
};
 
int radeon_gem_init(struct radeon_device *rdev);
void radeon_gem_fini(struct radeon_device *rdev);
int radeon_gem_object_create(struct radeon_device *rdev, int size,
			     int alignment, int initial_domain,
			     bool discardable, bool kernel,
			     bool interruptible,
			     struct drm_gem_object **obj);
int radeon_gem_object_pin(struct drm_gem_object *obj, uint32_t pin_domain,
			  uint64_t *gpu_addr);
void radeon_gem_object_unpin(struct drm_gem_object *obj);
 
 
/*
 * GART structures, functions & helpers
 */
struct radeon_mc;
 
struct radeon_gart_table_ram {
    volatile uint32_t       *ptr;
};
 
struct radeon_gart_table_vram {
    struct radeon_object        *robj;
    volatile uint32_t       *ptr;
};
 
union radeon_gart_table {
    struct radeon_gart_table_ram    ram;
    struct radeon_gart_table_vram   vram;
};
 
#define RADEON_GPU_PAGE_SIZE 4096
 
struct radeon_gart {
    dma_addr_t          table_addr;
    unsigned            num_gpu_pages;
    unsigned            num_cpu_pages;
    unsigned            table_size;
    union radeon_gart_table     table;
    struct page         **pages;
    dma_addr_t          *pages_addr;
    bool                ready;
};
 
int radeon_gart_table_ram_alloc(struct radeon_device *rdev);
void radeon_gart_table_ram_free(struct radeon_device *rdev);
int radeon_gart_table_vram_alloc(struct radeon_device *rdev);
void radeon_gart_table_vram_free(struct radeon_device *rdev);
int radeon_gart_init(struct radeon_device *rdev);
void radeon_gart_fini(struct radeon_device *rdev);
void radeon_gart_unbind(struct radeon_device *rdev, unsigned offset,
			int pages);
int radeon_gart_bind(struct radeon_device *rdev, unsigned offset,
            int pages, u32_t *pagelist);
 
 
/*
 * GPU MC structures, functions & helpers
 */
struct radeon_mc {
    resource_size_t     aper_size;
    resource_size_t     aper_base;
    resource_size_t     agp_base;
	/* for some chips with <= 32MB we need to lie
	 * about vram size near mc fb location */
	u64			mc_vram_size;
	u64			gtt_location;
	u64			gtt_size;
	u64			gtt_start;
	u64			gtt_end;
	u64			vram_location;
	u64			vram_start;
	u64			vram_end;
    unsigned            vram_width;
	u64			real_vram_size;
    int                 vram_mtrr;
    bool                vram_is_ddr;
};
 
int radeon_mc_setup(struct radeon_device *rdev);
 
 
/*
 * GPU scratch registers structures, functions & helpers
 */
struct radeon_scratch {
    unsigned        num_reg;
    bool            free[32];
    uint32_t        reg[32];
};
 
int radeon_scratch_get(struct radeon_device *rdev, uint32_t *reg);
void radeon_scratch_free(struct radeon_device *rdev, uint32_t reg);
 
 
/*
 * IRQS.
 */
struct radeon_irq {
	bool		installed;
	bool		sw_int;
	/* FIXME: use a define max crtc rather than hardcode it */
	bool		crtc_vblank_int[2];
};
 
int radeon_irq_kms_init(struct radeon_device *rdev);
void radeon_irq_kms_fini(struct radeon_device *rdev);
 
 
/*
 * CP & ring.
 */
struct radeon_ib {
	struct list_head	list;
	unsigned long		idx;
	uint64_t		gpu_addr;
	struct radeon_fence	*fence;
	uint32_t	*ptr;
	uint32_t		length_dw;
};
 
/*
 * locking -
 * mutex protects scheduled_ibs, ready, alloc_bm
 */
struct radeon_ib_pool {
//	struct mutex		mutex;
	struct radeon_object	*robj;
	struct list_head	scheduled_ibs;
	struct radeon_ib	ibs[RADEON_IB_POOL_SIZE];
	bool			ready;
	DECLARE_BITMAP(alloc_bm, RADEON_IB_POOL_SIZE);
};
 
struct radeon_cp {
	struct radeon_object	*ring_obj;
	volatile uint32_t	*ring;
	unsigned		rptr;
	unsigned		wptr;
	unsigned		wptr_old;
	unsigned		ring_size;
	unsigned		ring_free_dw;
	int			count_dw;
	uint64_t		gpu_addr;
	uint32_t		align_mask;
	uint32_t		ptr_mask;
//	struct mutex		mutex;
	bool			ready;
};
 
struct r600_blit {
	struct radeon_object	*shader_obj;
	u64 shader_gpu_addr;
	u32 vs_offset, ps_offset;
	u32 state_offset;
	u32 state_len;
	u32 vb_used, vb_total;
	struct radeon_ib *vb_ib;
};
 
int radeon_ib_get(struct radeon_device *rdev, struct radeon_ib **ib);
void radeon_ib_free(struct radeon_device *rdev, struct radeon_ib **ib);
int radeon_ib_schedule(struct radeon_device *rdev, struct radeon_ib *ib);
int radeon_ib_pool_init(struct radeon_device *rdev);
void radeon_ib_pool_fini(struct radeon_device *rdev);
int radeon_ib_test(struct radeon_device *rdev);
/* Ring access between begin & end cannot sleep */
void radeon_ring_free_size(struct radeon_device *rdev);
int radeon_ring_lock(struct radeon_device *rdev, unsigned ndw);
void radeon_ring_unlock_commit(struct radeon_device *rdev);
void radeon_ring_unlock_undo(struct radeon_device *rdev);
int radeon_ring_test(struct radeon_device *rdev);
int radeon_ring_init(struct radeon_device *rdev, unsigned ring_size);
void radeon_ring_fini(struct radeon_device *rdev);
 
 
/*
 * CS.
 */
struct radeon_cs_reloc {
//	struct drm_gem_object		*gobj;
	struct radeon_object		*robj;
	struct radeon_object_list	lobj;
	uint32_t			handle;
	uint32_t			flags;
};
 
struct radeon_cs_chunk {
	uint32_t		chunk_id;
	uint32_t		length_dw;
	int kpage_idx[2];
	uint32_t                *kpage[2];
	uint32_t		*kdata;
	void __user *user_ptr;
	int last_copied_page;
	int last_page_index;
};
 
struct radeon_cs_parser {
	struct radeon_device	*rdev;
//	struct drm_file		*filp;
	/* chunks */
	unsigned		nchunks;
	struct radeon_cs_chunk	*chunks;
	uint64_t		*chunks_array;
	/* IB */
	unsigned		idx;
	/* relocations */
	unsigned		nrelocs;
	struct radeon_cs_reloc	*relocs;
	struct radeon_cs_reloc	**relocs_ptr;
	struct list_head	validated;
	/* indices of various chunks */
	int			chunk_ib_idx;
	int			chunk_relocs_idx;
	struct radeon_ib	*ib;
	void			*track;
	unsigned		family;
	int parser_error;
};
 
extern int radeon_cs_update_pages(struct radeon_cs_parser *p, int pg_idx);
extern int radeon_cs_finish_pages(struct radeon_cs_parser *p);
 
 
static inline u32 radeon_get_ib_value(struct radeon_cs_parser *p, int idx)
{
	struct radeon_cs_chunk *ibc = &p->chunks[p->chunk_ib_idx];
	u32 pg_idx, pg_offset;
	u32 idx_value = 0;
	int new_page;
 
	pg_idx = (idx * 4) / PAGE_SIZE;
	pg_offset = (idx * 4) % PAGE_SIZE;
 
	if (ibc->kpage_idx[0] == pg_idx)
		return ibc->kpage[0][pg_offset/4];
	if (ibc->kpage_idx[1] == pg_idx)
		return ibc->kpage[1][pg_offset/4];
 
	new_page = radeon_cs_update_pages(p, pg_idx);
	if (new_page < 0) {
		p->parser_error = new_page;
		return 0;
	}
 
	idx_value = ibc->kpage[new_page][pg_offset/4];
	return idx_value;
}
 
struct radeon_cs_packet {
	unsigned	idx;
	unsigned	type;
	unsigned	reg;
	unsigned	opcode;
	int		count;
	unsigned	one_reg_wr;
};
 
typedef int (*radeon_packet0_check_t)(struct radeon_cs_parser *p,
				      struct radeon_cs_packet *pkt,
				      unsigned idx, unsigned reg);
typedef int (*radeon_packet3_check_t)(struct radeon_cs_parser *p,
				      struct radeon_cs_packet *pkt);
 
 
/*
 * AGP
 */
int radeon_agp_init(struct radeon_device *rdev);
void radeon_agp_fini(struct radeon_device *rdev);
 
 
/*
 * Writeback
 */
struct radeon_wb {
	struct radeon_object	*wb_obj;
	volatile uint32_t	*wb;
	uint64_t		gpu_addr;
};
 
/**
 * struct radeon_pm - power management datas
 * @max_bandwidth:      maximum bandwidth the gpu has (MByte/s)
 * @igp_sideport_mclk:  sideport memory clock Mhz (rs690,rs740,rs780,rs880)
 * @igp_system_mclk:    system clock Mhz (rs690,rs740,rs780,rs880)
 * @igp_ht_link_clk:    ht link clock Mhz (rs690,rs740,rs780,rs880)
 * @igp_ht_link_width:  ht link width in bits (rs690,rs740,rs780,rs880)
 * @k8_bandwidth:       k8 bandwidth the gpu has (MByte/s) (IGP)
 * @sideport_bandwidth: sideport bandwidth the gpu has (MByte/s) (IGP)
 * @ht_bandwidth:       ht bandwidth the gpu has (MByte/s) (IGP)
 * @core_bandwidth:     core GPU bandwidth the gpu has (MByte/s) (IGP)
 * @sclk:          	GPU clock Mhz (core bandwith depends of this clock)
 * @needed_bandwidth:   current bandwidth needs
 *
 * It keeps track of various data needed to take powermanagement decision.
 * Bandwith need is used to determine minimun clock of the GPU and memory.
 * Equation between gpu/memory clock and available bandwidth is hw dependent
 * (type of memory, bus size, efficiency, ...)
 */
struct radeon_pm {
	fixed20_12		max_bandwidth;
	fixed20_12		igp_sideport_mclk;
	fixed20_12		igp_system_mclk;
	fixed20_12		igp_ht_link_clk;
	fixed20_12		igp_ht_link_width;
	fixed20_12		k8_bandwidth;
	fixed20_12		sideport_bandwidth;
	fixed20_12		ht_bandwidth;
	fixed20_12		core_bandwidth;
	fixed20_12		sclk;
	fixed20_12		needed_bandwidth;
};
 
/*
 * ASIC specific functions.
 */
struct radeon_asic {
	int (*init)(struct radeon_device *rdev);
	void (*fini)(struct radeon_device *rdev);
	int (*resume)(struct radeon_device *rdev);
	int (*suspend)(struct radeon_device *rdev);
	void (*vga_set_state)(struct radeon_device *rdev, bool state);
	int (*gpu_reset)(struct radeon_device *rdev);
	void (*gart_tlb_flush)(struct radeon_device *rdev);
	int (*gart_set_page)(struct radeon_device *rdev, int i, uint64_t addr);
	int (*cp_init)(struct radeon_device *rdev, unsigned ring_size);
	void (*cp_fini)(struct radeon_device *rdev);
	void (*cp_disable)(struct radeon_device *rdev);
	void (*cp_commit)(struct radeon_device *rdev);
	void (*ring_start)(struct radeon_device *rdev);
	int (*ring_test)(struct radeon_device *rdev);
	void (*ring_ib_execute)(struct radeon_device *rdev, struct radeon_ib *ib);
	int (*irq_set)(struct radeon_device *rdev);
	int (*irq_process)(struct radeon_device *rdev);
	u32 (*get_vblank_counter)(struct radeon_device *rdev, int crtc);
	void (*fence_ring_emit)(struct radeon_device *rdev, struct radeon_fence *fence);
	int (*cs_parse)(struct radeon_cs_parser *p);
	int (*copy_blit)(struct radeon_device *rdev,
			 uint64_t src_offset,
			 uint64_t dst_offset,
			 unsigned num_pages,
			 struct radeon_fence *fence);
	int (*copy_dma)(struct radeon_device *rdev,
			uint64_t src_offset,
			uint64_t dst_offset,
			unsigned num_pages,
			struct radeon_fence *fence);
	int (*copy)(struct radeon_device *rdev,
		    uint64_t src_offset,
		    uint64_t dst_offset,
		    unsigned num_pages,
		    struct radeon_fence *fence);
	uint32_t (*get_engine_clock)(struct radeon_device *rdev);
	void (*set_engine_clock)(struct radeon_device *rdev, uint32_t eng_clock);
	uint32_t (*get_memory_clock)(struct radeon_device *rdev);
	void (*set_memory_clock)(struct radeon_device *rdev, uint32_t mem_clock);
	void (*set_pcie_lanes)(struct radeon_device *rdev, int lanes);
	void (*set_clock_gating)(struct radeon_device *rdev, int enable);
	int (*set_surface_reg)(struct radeon_device *rdev, int reg,
			       uint32_t tiling_flags, uint32_t pitch,
			       uint32_t offset, uint32_t obj_size);
	int (*clear_surface_reg)(struct radeon_device *rdev, int reg);
	void (*bandwidth_update)(struct radeon_device *rdev);
};
 
/*
 * Asic structures
 */
struct r100_asic {
	const unsigned	*reg_safe_bm;
	unsigned	reg_safe_bm_size;
};
 
struct r300_asic {
	const unsigned	*reg_safe_bm;
	unsigned	reg_safe_bm_size;
};
 
struct r600_asic {
	unsigned max_pipes;
	unsigned max_tile_pipes;
	unsigned max_simds;
	unsigned max_backends;
	unsigned max_gprs;
	unsigned max_threads;
	unsigned max_stack_entries;
	unsigned max_hw_contexts;
	unsigned max_gs_threads;
	unsigned sx_max_export_size;
	unsigned sx_max_export_pos_size;
	unsigned sx_max_export_smx_size;
	unsigned sq_num_cf_insts;
};
 
struct rv770_asic {
	unsigned max_pipes;
	unsigned max_tile_pipes;
	unsigned max_simds;
	unsigned max_backends;
	unsigned max_gprs;
	unsigned max_threads;
	unsigned max_stack_entries;
	unsigned max_hw_contexts;
	unsigned max_gs_threads;
	unsigned sx_max_export_size;
	unsigned sx_max_export_pos_size;
	unsigned sx_max_export_smx_size;
	unsigned sq_num_cf_insts;
	unsigned sx_num_of_sets;
	unsigned sc_prim_fifo_size;
	unsigned sc_hiz_tile_fifo_size;
	unsigned sc_earlyz_tile_fifo_fize;
};
 
union radeon_asic_config {
	struct r300_asic	r300;
	struct r100_asic	r100;
	struct r600_asic	r600;
	struct rv770_asic	rv770;
};
 
 
/*
 
 
 
 
/*
 * Core structure, functions and helpers.
 */
typedef uint32_t (*radeon_rreg_t)(struct radeon_device*, uint32_t);
typedef void (*radeon_wreg_t)(struct radeon_device*, uint32_t, uint32_t);
 
struct radeon_device {
	void            		   *dev;
    struct drm_device          *ddev;
    struct pci_dev             *pdev;
    /* ASIC */
    union radeon_asic_config    config;
    enum radeon_family          family;
    unsigned long               flags;
    int                         usec_timeout;
    enum radeon_pll_errata      pll_errata;
    int                         num_gb_pipes;
	int				num_z_pipes;
    int                         disp_priority;
    /* BIOS */
    uint8_t                     *bios;
    bool                        is_atom_bios;
    uint16_t                    bios_header_start;
 
//    struct radeon_object        *stollen_vga_memory;
    struct fb_info              *fbdev_info;
    struct radeon_object        *fbdev_robj;
    struct radeon_framebuffer   *fbdev_rfb;
    /* Register mmio */
    unsigned long               rmmio_base;
    unsigned long               rmmio_size;
    void                       *rmmio;
    radeon_rreg_t               mc_rreg;
    radeon_wreg_t               mc_wreg;
    radeon_rreg_t               pll_rreg;
    radeon_wreg_t               pll_wreg;
	uint32_t                        pcie_reg_mask;
    radeon_rreg_t               pciep_rreg;
    radeon_wreg_t               pciep_wreg;
    struct radeon_clock         clock;
    struct radeon_mc            mc;
    struct radeon_gart          gart;
	struct radeon_mode_info		mode_info;
    struct radeon_scratch       scratch;
//    struct radeon_mman          mman;
	struct radeon_fence_driver	fence_drv;
    struct radeon_cp            cp;
    struct radeon_ib_pool       ib_pool;
//    struct radeon_irq       irq;
    struct radeon_asic         *asic;
    struct radeon_gem       gem;
	struct radeon_pm		pm;
	uint32_t			bios_scratch[RADEON_BIOS_NUM_SCRATCH];
//    struct mutex            cs_mutex;
    struct radeon_wb        wb;
	struct radeon_dummy_page	dummy_page;
    bool                gpu_lockup;
    bool                shutdown;
    bool                suspend;
	bool				need_dma32;
	bool				accel_working;
	struct radeon_surface_reg surface_regs[RADEON_GEM_MAX_SURFACES];
	const struct firmware *me_fw;	/* all family ME firmware */
	const struct firmware *pfp_fw;	/* r6/700 PFP firmware */
	struct r600_blit r600_blit;
	int msi_enabled; /* msi enabled */
};
 
int radeon_device_init(struct radeon_device *rdev,
		       struct drm_device *ddev,
		       struct pci_dev *pdev,
		       uint32_t flags);
void radeon_device_fini(struct radeon_device *rdev);
int radeon_gpu_wait_for_idle(struct radeon_device *rdev);
 
/* r600 blit */
int r600_blit_prepare_copy(struct radeon_device *rdev, int size_bytes);
void r600_blit_done_copy(struct radeon_device *rdev, struct radeon_fence *fence);
void r600_kms_blit_copy(struct radeon_device *rdev,
			u64 src_gpu_addr, u64 dst_gpu_addr,
			int size_bytes);
 
static inline uint32_t r100_mm_rreg(struct radeon_device *rdev, uint32_t reg)
{
	if (reg < 0x10000)
		return readl(((void __iomem *)rdev->rmmio) + reg);
	else {
		writel(reg, ((void __iomem *)rdev->rmmio) + RADEON_MM_INDEX);
		return readl(((void __iomem *)rdev->rmmio) + RADEON_MM_DATA);
	}
}
 
static inline void r100_mm_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v)
{
	if (reg < 0x10000)
		writel(v, ((void __iomem *)rdev->rmmio) + reg);
	else {
		writel(reg, ((void __iomem *)rdev->rmmio) + RADEON_MM_INDEX);
		writel(v, ((void __iomem *)rdev->rmmio) + RADEON_MM_DATA);
	}
}
 
 
/*
 * Registers read & write functions.
 */
#define RREG8(reg) readb(((void __iomem *)rdev->rmmio) + (reg))
#define WREG8(reg, v) writeb(v, ((void __iomem *)rdev->rmmio) + (reg))
#define RREG32(reg) r100_mm_rreg(rdev, (reg))
#define WREG32(reg, v) r100_mm_wreg(rdev, (reg), (v))
#define REG_SET(FIELD, v) (((v) << FIELD##_SHIFT) & FIELD##_MASK)
#define REG_GET(FIELD, v) (((v) << FIELD##_SHIFT) & FIELD##_MASK)
#define RREG32_PLL(reg) rdev->pll_rreg(rdev, (reg))
#define WREG32_PLL(reg, v) rdev->pll_wreg(rdev, (reg), (v))
#define RREG32_MC(reg) rdev->mc_rreg(rdev, (reg))
#define WREG32_MC(reg, v) rdev->mc_wreg(rdev, (reg), (v))
#define RREG32_PCIE(reg) rv370_pcie_rreg(rdev, (reg))
#define WREG32_PCIE(reg, v) rv370_pcie_wreg(rdev, (reg), (v))
#define WREG32_P(reg, val, mask)				\
	do {							\
		uint32_t tmp_ = RREG32(reg);			\
		tmp_ &= (mask);					\
		tmp_ |= ((val) & ~(mask));			\
		WREG32(reg, tmp_);				\
	} while (0)
#define WREG32_PLL_P(reg, val, mask)				\
	do {							\
		uint32_t tmp_ = RREG32_PLL(reg);		\
		tmp_ &= (mask);					\
		tmp_ |= ((val) & ~(mask));			\
		WREG32_PLL(reg, tmp_);				\
	} while (0)
 
/*
 * Indirect registers accessor
 */
static inline uint32_t rv370_pcie_rreg(struct radeon_device *rdev, uint32_t reg)
{
	uint32_t r;
 
	WREG32(RADEON_PCIE_INDEX, ((reg) & rdev->pcie_reg_mask));
	r = RREG32(RADEON_PCIE_DATA);
	return r;
}
 
static inline void rv370_pcie_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v)
{
	WREG32(RADEON_PCIE_INDEX, ((reg) & rdev->pcie_reg_mask));
	WREG32(RADEON_PCIE_DATA, (v));
}
 
void r100_pll_errata_after_index(struct radeon_device *rdev);
 
 
/*
 * ASICs helpers.
 */
#define ASIC_IS_RN50(rdev) ((rdev->pdev->device == 0x515e) || \
			    (rdev->pdev->device == 0x5969))
#define ASIC_IS_RV100(rdev) ((rdev->family == CHIP_RV100) || \
        (rdev->family == CHIP_RV200) || \
        (rdev->family == CHIP_RS100) || \
        (rdev->family == CHIP_RS200) || \
        (rdev->family == CHIP_RV250) || \
        (rdev->family == CHIP_RV280) || \
        (rdev->family == CHIP_RS300))
#define ASIC_IS_R300(rdev) ((rdev->family == CHIP_R300)  || \
        (rdev->family == CHIP_RV350) ||         \
        (rdev->family == CHIP_R350)  ||         \
        (rdev->family == CHIP_RV380) ||         \
        (rdev->family == CHIP_R420)  ||         \
        (rdev->family == CHIP_R423)  ||         \
        (rdev->family == CHIP_RV410) ||         \
        (rdev->family == CHIP_RS400) ||         \
        (rdev->family == CHIP_RS480))
#define ASIC_IS_AVIVO(rdev) ((rdev->family >= CHIP_RS600))
#define ASIC_IS_DCE3(rdev) ((rdev->family >= CHIP_RV620))
#define ASIC_IS_DCE32(rdev) ((rdev->family >= CHIP_RV730))
 
 
/*
 * BIOS helpers.
 */
#define RBIOS8(i) (rdev->bios[i])
#define RBIOS16(i) (RBIOS8(i) | (RBIOS8((i)+1) << 8))
#define RBIOS32(i) ((RBIOS16(i)) | (RBIOS16((i)+2) << 16))
 
int radeon_combios_init(struct radeon_device *rdev);
void radeon_combios_fini(struct radeon_device *rdev);
int radeon_atombios_init(struct radeon_device *rdev);
void radeon_atombios_fini(struct radeon_device *rdev);
 
 
/*
 * RING helpers.
 */
static inline void radeon_ring_write(struct radeon_device *rdev, uint32_t v)
{
#if DRM_DEBUG_CODE
	if (rdev->cp.count_dw <= 0) {
		DRM_ERROR("radeon: writting more dword to ring than expected !\n");
	}
#endif
	rdev->cp.ring[rdev->cp.wptr++] = v;
	rdev->cp.wptr &= rdev->cp.ptr_mask;
	rdev->cp.count_dw--;
	rdev->cp.ring_free_dw--;
}
 
 
/*
 * ASICs macro.
 */
#define radeon_init(rdev) (rdev)->asic->init((rdev))
#define radeon_fini(rdev) (rdev)->asic->fini((rdev))
#define radeon_resume(rdev) (rdev)->asic->resume((rdev))
#define radeon_suspend(rdev) (rdev)->asic->suspend((rdev))
#define radeon_cs_parse(p) rdev->asic->cs_parse((p))
#define radeon_vga_set_state(rdev, state) (rdev)->asic->vga_set_state((rdev), (state))
#define radeon_gpu_reset(rdev) (rdev)->asic->gpu_reset((rdev))
#define radeon_gart_tlb_flush(rdev) (rdev)->asic->gart_tlb_flush((rdev))
#define radeon_gart_set_page(rdev, i, p) (rdev)->asic->gart_set_page((rdev), (i), (p))
#define radeon_cp_commit(rdev) (rdev)->asic->cp_commit((rdev))
#define radeon_ring_start(rdev) (rdev)->asic->ring_start((rdev))
#define radeon_ring_test(rdev) (rdev)->asic->ring_test((rdev))
#define radeon_ring_ib_execute(rdev, ib) (rdev)->asic->ring_ib_execute((rdev), (ib))
#define radeon_irq_set(rdev) (rdev)->asic->irq_set((rdev))
#define radeon_irq_process(rdev) (rdev)->asic->irq_process((rdev))
#define radeon_get_vblank_counter(rdev, crtc) (rdev)->asic->get_vblank_counter((rdev), (crtc))
#define radeon_fence_ring_emit(rdev, fence) (rdev)->asic->fence_ring_emit((rdev), (fence))
#define radeon_copy_blit(rdev, s, d, np, f) (rdev)->asic->copy_blit((rdev), (s), (d), (np), (f))
#define radeon_copy_dma(rdev, s, d, np, f) (rdev)->asic->copy_dma((rdev), (s), (d), (np), (f))
#define radeon_copy(rdev, s, d, np, f) (rdev)->asic->copy((rdev), (s), (d), (np), (f))
#define radeon_get_engine_clock(rdev) (rdev)->asic->get_engine_clock((rdev))
#define radeon_set_engine_clock(rdev, e) (rdev)->asic->set_engine_clock((rdev), (e))
#define radeon_get_memory_clock(rdev) (rdev)->asic->get_memory_clock((rdev))
#define radeon_set_memory_clock(rdev, e) (rdev)->asic->set_engine_clock((rdev), (e))
#define radeon_set_pcie_lanes(rdev, l) (rdev)->asic->set_pcie_lanes((rdev), (l))
#define radeon_set_clock_gating(rdev, e) (rdev)->asic->set_clock_gating((rdev), (e))
#define radeon_set_surface_reg(rdev, r, f, p, o, s) ((rdev)->asic->set_surface_reg((rdev), (r), (f), (p), (o), (s)))
#define radeon_clear_surface_reg(rdev, r) ((rdev)->asic->clear_surface_reg((rdev), (r)))
#define radeon_bandwidth_update(rdev) (rdev)->asic->bandwidth_update((rdev))
 
/* Common functions */
extern int radeon_gart_table_vram_pin(struct radeon_device *rdev);
extern int radeon_modeset_init(struct radeon_device *rdev);
extern void radeon_modeset_fini(struct radeon_device *rdev);
extern bool radeon_card_posted(struct radeon_device *rdev);
extern int radeon_clocks_init(struct radeon_device *rdev);
extern void radeon_clocks_fini(struct radeon_device *rdev);
extern void radeon_scratch_init(struct radeon_device *rdev);
extern void radeon_surface_init(struct radeon_device *rdev);
extern int radeon_cs_parser_init(struct radeon_cs_parser *p, void *data);
extern void radeon_legacy_set_clock_gating(struct radeon_device *rdev, int enable);
extern void radeon_atom_set_clock_gating(struct radeon_device *rdev, int enable);
 
/* r100,rv100,rs100,rv200,rs200,r200,rv250,rs300,rv280 */
struct r100_mc_save {
	u32	GENMO_WT;
	u32	CRTC_EXT_CNTL;
	u32	CRTC_GEN_CNTL;
	u32	CRTC2_GEN_CNTL;
	u32	CUR_OFFSET;
	u32	CUR2_OFFSET;
};
extern void r100_cp_disable(struct radeon_device *rdev);
extern int r100_cp_init(struct radeon_device *rdev, unsigned ring_size);
extern void r100_cp_fini(struct radeon_device *rdev);
extern void r100_pci_gart_tlb_flush(struct radeon_device *rdev);
extern int r100_pci_gart_init(struct radeon_device *rdev);
extern void r100_pci_gart_fini(struct radeon_device *rdev);
extern int r100_pci_gart_enable(struct radeon_device *rdev);
extern void r100_pci_gart_disable(struct radeon_device *rdev);
extern int r100_pci_gart_set_page(struct radeon_device *rdev, int i, uint64_t addr);
extern int r100_debugfs_mc_info_init(struct radeon_device *rdev);
extern int r100_gui_wait_for_idle(struct radeon_device *rdev);
extern void r100_ib_fini(struct radeon_device *rdev);
extern int r100_ib_init(struct radeon_device *rdev);
extern void r100_irq_disable(struct radeon_device *rdev);
extern int r100_irq_set(struct radeon_device *rdev);
extern void r100_mc_stop(struct radeon_device *rdev, struct r100_mc_save *save);
extern void r100_mc_resume(struct radeon_device *rdev, struct r100_mc_save *save);
extern void r100_vram_init_sizes(struct radeon_device *rdev);
extern void r100_wb_disable(struct radeon_device *rdev);
extern void r100_wb_fini(struct radeon_device *rdev);
extern int r100_wb_init(struct radeon_device *rdev);
extern void r100_hdp_reset(struct radeon_device *rdev);
extern int r100_rb2d_reset(struct radeon_device *rdev);
extern int r100_cp_reset(struct radeon_device *rdev);
extern void r100_vga_render_disable(struct radeon_device *rdev);
extern int r100_cs_track_check_pkt3_indx_buffer(struct radeon_cs_parser *p,
						struct radeon_cs_packet *pkt,
						struct radeon_object *robj);
extern int r100_cs_parse_packet0(struct radeon_cs_parser *p,
				struct radeon_cs_packet *pkt,
				const unsigned *auth, unsigned n,
				radeon_packet0_check_t check);
extern int r100_cs_packet_parse(struct radeon_cs_parser *p,
				struct radeon_cs_packet *pkt,
				unsigned idx);
 
/* rv200,rv250,rv280 */
extern void r200_set_safe_registers(struct radeon_device *rdev);
 
/* r300,r350,rv350,rv370,rv380 */
extern void r300_set_reg_safe(struct radeon_device *rdev);
extern void r300_mc_program(struct radeon_device *rdev);
extern void r300_vram_info(struct radeon_device *rdev);
extern void r300_clock_startup(struct radeon_device *rdev);
extern int r300_mc_wait_for_idle(struct radeon_device *rdev);
extern int rv370_pcie_gart_init(struct radeon_device *rdev);
extern void rv370_pcie_gart_fini(struct radeon_device *rdev);
extern int rv370_pcie_gart_enable(struct radeon_device *rdev);
extern void rv370_pcie_gart_disable(struct radeon_device *rdev);
 
/* r420,r423,rv410 */
extern int r420_mc_init(struct radeon_device *rdev);
extern u32 r420_mc_rreg(struct radeon_device *rdev, u32 reg);
extern void r420_mc_wreg(struct radeon_device *rdev, u32 reg, u32 v);
extern int r420_debugfs_pipes_info_init(struct radeon_device *rdev);
extern void r420_pipes_init(struct radeon_device *rdev);
 
/* rv515 */
struct rv515_mc_save {
	u32 d1vga_control;
	u32 d2vga_control;
	u32 vga_render_control;
	u32 vga_hdp_control;
	u32 d1crtc_control;
	u32 d2crtc_control;
};
extern void rv515_bandwidth_avivo_update(struct radeon_device *rdev);
extern void rv515_vga_render_disable(struct radeon_device *rdev);
extern void rv515_set_safe_registers(struct radeon_device *rdev);
extern void rv515_mc_stop(struct radeon_device *rdev, struct rv515_mc_save *save);
extern void rv515_mc_resume(struct radeon_device *rdev, struct rv515_mc_save *save);
extern void rv515_clock_startup(struct radeon_device *rdev);
extern void rv515_debugfs(struct radeon_device *rdev);
extern int rv515_suspend(struct radeon_device *rdev);
 
/* rs400 */
extern int rs400_gart_init(struct radeon_device *rdev);
extern int rs400_gart_enable(struct radeon_device *rdev);
extern void rs400_gart_adjust_size(struct radeon_device *rdev);
extern void rs400_gart_disable(struct radeon_device *rdev);
extern void rs400_gart_fini(struct radeon_device *rdev);
 
/* rs600 */
extern void rs600_set_safe_registers(struct radeon_device *rdev);
extern int rs600_irq_set(struct radeon_device *rdev);
extern void rs600_irq_disable(struct radeon_device *rdev);
 
/* rs690, rs740 */
extern void rs690_line_buffer_adjust(struct radeon_device *rdev,
					struct drm_display_mode *mode1,
					struct drm_display_mode *mode2);
 
/* r600, rv610, rv630, rv620, rv635, rv670, rs780, rs880 */
extern bool r600_card_posted(struct radeon_device *rdev);
extern void r600_cp_stop(struct radeon_device *rdev);
extern void r600_ring_init(struct radeon_device *rdev, unsigned ring_size);
extern int r600_cp_resume(struct radeon_device *rdev);
extern int r600_count_pipe_bits(uint32_t val);
extern int r600_gart_clear_page(struct radeon_device *rdev, int i);
extern int r600_mc_wait_for_idle(struct radeon_device *rdev);
extern int r600_pcie_gart_init(struct radeon_device *rdev);
extern void r600_pcie_gart_tlb_flush(struct radeon_device *rdev);
extern int r600_ib_test(struct radeon_device *rdev);
extern int r600_ring_test(struct radeon_device *rdev);
extern void r600_wb_fini(struct radeon_device *rdev);
extern int r600_wb_enable(struct radeon_device *rdev);
extern void r600_wb_disable(struct radeon_device *rdev);
extern void r600_scratch_init(struct radeon_device *rdev);
extern int r600_blit_init(struct radeon_device *rdev);
extern void r600_blit_fini(struct radeon_device *rdev);
extern int r600_cp_init_microcode(struct radeon_device *rdev);
extern int r600_gpu_reset(struct radeon_device *rdev);
 
 
 
#define DRM_UDELAY(d)           udelay(d)
 
resource_size_t
drm_get_resource_start(struct drm_device *dev, unsigned int resource);
resource_size_t
drm_get_resource_len(struct drm_device *dev, unsigned int resource);
 
bool set_mode(struct drm_device *dev, struct drm_connector *connector,
              mode_t *mode, bool strict);
 
 
#endif

Rev 1246	Rev 1268
1	/*	1	/*
2	* Copyright 2008 Advanced Micro Devices, Inc.	2	* Copyright 2008 Advanced Micro Devices, Inc.
3	* Copyright 2008 Red Hat Inc.	3	* Copyright 2008 Red Hat Inc.
4	* Copyright 2009 Jerome Glisse.	4	* Copyright 2009 Jerome Glisse.
5	*	5	*
6	* Permission is hereby granted, free of charge, to any person obtaining a	6	* Permission is hereby granted, free of charge, to any person obtaining a
7	* copy of this software and associated documentation files (the "Software"),	7	* copy of this software and associated documentation files (the "Software"),
8	* to deal in the Software without restriction, including without limitation	8	* to deal in the Software without restriction, including without limitation
9	* the rights to use, copy, modify, merge, publish, distribute, sublicense,	9	* the rights to use, copy, modify, merge, publish, distribute, sublicense,
10	* and/or sell copies of the Software, and to permit persons to whom the	10	* and/or sell copies of the Software, and to permit persons to whom the
11	* Software is furnished to do so, subject to the following conditions:	11	* Software is furnished to do so, subject to the following conditions:
12	*	12	*
13	* The above copyright notice and this permission notice shall be included in	13	* The above copyright notice and this permission notice shall be included in
14	* all copies or substantial portions of the Software.	14	* all copies or substantial portions of the Software.
15	*	15	*
16	* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR	16	* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17	* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,	17	* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18	* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL	18	* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19	* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR	19	* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
20	* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,	20	* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
21	* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR	21	* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
22	* OTHER DEALINGS IN THE SOFTWARE.	22	* OTHER DEALINGS IN THE SOFTWARE.
23	*	23	*
24	* Authors: Dave Airlie	24	* Authors: Dave Airlie
25	* Alex Deucher	25	* Alex Deucher
26	* Jerome Glisse	26	* Jerome Glisse
27	*/	27	*/
28	#ifndef __RADEON_H__	28	#ifndef __RADEON_H__
29	#define __RADEON_H__	29	#define __RADEON_H__
30		30
31	//#include "radeon_object.h"	31	//#include "radeon_object.h"
32		32
33	/* TODO: Here are things that needs to be done :	33	/* TODO: Here are things that needs to be done :
34	* - surface allocator & initializer : (bit like scratch reg) should	34	* - surface allocator & initializer : (bit like scratch reg) should
35	* initialize HDP_ stuff on RS600, R600, R700 hw, well anythings	35	* initialize HDP_ stuff on RS600, R600, R700 hw, well anythings
36	* related to surface	36	* related to surface
37	* - WB : write back stuff (do it bit like scratch reg things)	37	* - WB : write back stuff (do it bit like scratch reg things)
38	* - Vblank : look at Jesse's rework and what we should do	38	* - Vblank : look at Jesse's rework and what we should do
39	* - r600/r700: gart & cp	39	* - r600/r700: gart & cp
40	* - cs : clean cs ioctl use bitmap & things like that.	40	* - cs : clean cs ioctl use bitmap & things like that.
41	* - power management stuff	41	* - power management stuff
42	* - Barrier in gart code	42	* - Barrier in gart code
43	* - Unmappabled vram ?	43	* - Unmappabled vram ?
44	* - TESTING, TESTING, TESTING	44	* - TESTING, TESTING, TESTING
45	*/	45	*/
46		46
47	/* Initialization path:	47	/* Initialization path:
48	* We expect that acceleration initialization might fail for various	48	* We expect that acceleration initialization might fail for various
49	* reasons even thought we work hard to make it works on most	49	* reasons even thought we work hard to make it works on most
50	* configurations. In order to still have a working userspace in such	50	* configurations. In order to still have a working userspace in such
51	* situation the init path must succeed up to the memory controller	51	* situation the init path must succeed up to the memory controller
52	* initialization point. Failure before this point are considered as	52	* initialization point. Failure before this point are considered as
53	* fatal error. Here is the init callchain :	53	* fatal error. Here is the init callchain :
54	* radeon_device_init perform common structure, mutex initialization	54	* radeon_device_init perform common structure, mutex initialization
55	* asic_init setup the GPU memory layout and perform all	55	* asic_init setup the GPU memory layout and perform all
56	* one time initialization (failure in this	56	* one time initialization (failure in this
57	* function are considered fatal)	57	* function are considered fatal)
58	* asic_startup setup the GPU acceleration, in order to	58	* asic_startup setup the GPU acceleration, in order to
59	* follow guideline the first thing this	59	* follow guideline the first thing this
60	* function should do is setting the GPU	60	* function should do is setting the GPU
61	* memory controller (only MC setup failure	61	* memory controller (only MC setup failure
62	* are considered as fatal)	62	* are considered as fatal)
63	*/	63	*/
64		64
65		65
66	#include	66	#include
67		67
68		68
69	#include	69	#include
70		70
71	#include	71	#include
72		72
73	#include	73	#include
74	#include "drm_edid.h"	74	#include "drm_edid.h"
75		75
76	#include "radeon_family.h"	76	#include "radeon_family.h"
77	#include "radeon_mode.h"	77	#include "radeon_mode.h"
78	#include "radeon_reg.h"	78	#include "radeon_reg.h"
79		79
80	#include	80	#include
81		81
82	/*	82	/*
83	* Modules parameters.	83	* Modules parameters.
84	*/	84	*/
85	extern int radeon_no_wb;	85	extern int radeon_no_wb;
86	extern int radeon_modeset;	86	extern int radeon_modeset;
87	extern int radeon_dynclks;	87	extern int radeon_dynclks;
88	extern int radeon_r4xx_atom;	88	extern int radeon_r4xx_atom;
89	extern int radeon_agpmode;	89	extern int radeon_agpmode;
90	extern int radeon_vram_limit;	90	extern int radeon_vram_limit;
91	extern int radeon_gart_size;	91	extern int radeon_gart_size;
92	extern int radeon_benchmarking;	92	extern int radeon_benchmarking;
93	extern int radeon_testing;	93	extern int radeon_testing;
94	extern int radeon_connector_table;	94	extern int radeon_connector_table;
95	extern int radeon_tv;	95	extern int radeon_tv;
96		96
97	typedef struct	97	typedef struct
98	{	98	{
99	int width;	99	int width;
100	int height;	100	int height;
101	int bpp;	101	int bpp;
102	int freq;	102	int freq;
103	}mode_t;	103	}mode_t;
104		104
105	static inline uint8_t __raw_readb(const volatile void __iomem *addr)	105	static inline uint8_t __raw_readb(const volatile void __iomem *addr)
106	{	106	{
107	return (const volatile uint8_t __force ) addr;	107	return (const volatile uint8_t __force ) addr;
108	}	108	}
109		109
110	static inline uint16_t __raw_readw(const volatile void __iomem *addr)	110	static inline uint16_t __raw_readw(const volatile void __iomem *addr)
111	{	111	{
112	return (const volatile uint16_t __force ) addr;	112	return (const volatile uint16_t __force ) addr;
113	}	113	}
114		114
115	static inline uint32_t __raw_readl(const volatile void __iomem *addr)	115	static inline uint32_t __raw_readl(const volatile void __iomem *addr)
116	{	116	{
117	return (const volatile uint32_t __force ) addr;	117	return (const volatile uint32_t __force ) addr;
118	}	118	}
119		119
120	#define readb __raw_readb	120	#define readb __raw_readb
121	#define readw __raw_readw	121	#define readw __raw_readw
122	#define readl __raw_readl	122	#define readl __raw_readl
123		123
124		124
125		125
126	static inline void __raw_writeb(uint8_t b, volatile void __iomem *addr)	126	static inline void __raw_writeb(uint8_t b, volatile void __iomem *addr)
127	{	127	{
128	(volatile uint8_t __force ) addr = b;	128	(volatile uint8_t __force ) addr = b;
129	}	129	}
130		130
131	static inline void __raw_writew(uint16_t b, volatile void __iomem *addr)	131	static inline void __raw_writew(uint16_t b, volatile void __iomem *addr)
132	{	132	{
133	(volatile uint16_t __force ) addr = b;	133	(volatile uint16_t __force ) addr = b;
134	}	134	}
135		135
136	static inline void __raw_writel(uint32_t b, volatile void __iomem *addr)	136	static inline void __raw_writel(uint32_t b, volatile void __iomem *addr)
137	{	137	{
138	(volatile uint32_t __force ) addr = b;	138	(volatile uint32_t __force ) addr = b;
139	}	139	}
140		140
141	static inline void __raw_writeq(__u64 b, volatile void __iomem *addr)	141	static inline void __raw_writeq(__u64 b, volatile void __iomem *addr)
142	{	142	{
143	(volatile __u64 )addr = b;	143	(volatile __u64 )addr = b;
144	}	144	}
145		145
146	#define writeb __raw_writeb	146	#define writeb __raw_writeb
147	#define writew __raw_writew	147	#define writew __raw_writew
148	#define writel __raw_writel	148	#define writel __raw_writel
149	#define writeq __raw_writeq	149	#define writeq __raw_writeq
150		150
151		151
152	/*	152	/*
153	* Copy from radeon_drv.h so we don't have to include both and have conflicting	153	* Copy from radeon_drv.h so we don't have to include both and have conflicting
154	* symbol;	154	* symbol;
155	*/	155	*/
156	#define RADEON_MAX_USEC_TIMEOUT 100000 /* 100 ms */	156	#define RADEON_MAX_USEC_TIMEOUT 100000 /* 100 ms */
157	#define RADEON_IB_POOL_SIZE 16	157	#define RADEON_IB_POOL_SIZE 16
158	#define RADEON_DEBUGFS_MAX_NUM_FILES 32	158	#define RADEON_DEBUGFS_MAX_NUM_FILES 32
159	#define RADEONFB_CONN_LIMIT 4	159	#define RADEONFB_CONN_LIMIT 4
160	#define RADEON_BIOS_NUM_SCRATCH 8	160	#define RADEON_BIOS_NUM_SCRATCH 8
161		161
162	/*	162	/*
163	* Errata workarounds.	163	* Errata workarounds.
164	*/	164	*/
165	enum radeon_pll_errata {	165	enum radeon_pll_errata {
166	CHIP_ERRATA_R300_CG = 0x00000001,	166	CHIP_ERRATA_R300_CG = 0x00000001,
167	CHIP_ERRATA_PLL_DUMMYREADS = 0x00000002,	167	CHIP_ERRATA_PLL_DUMMYREADS = 0x00000002,
168	CHIP_ERRATA_PLL_DELAY = 0x00000004	168	CHIP_ERRATA_PLL_DELAY = 0x00000004
169	};	169	};
170		170
171		171
172	struct radeon_device;	172	struct radeon_device;
173		173
174		174
175	/*	175	/*
176	* BIOS.	176	* BIOS.
177	*/	177	*/
178	bool radeon_get_bios(struct radeon_device *rdev);	178	bool radeon_get_bios(struct radeon_device *rdev);
179		179
180		180
181	/*	181	/*
182	* Dummy page	182	* Dummy page
183	*/	183	*/
184	struct radeon_dummy_page {	184	struct radeon_dummy_page {
185	struct page *page;	185	struct page *page;
186	dma_addr_t addr;	186	dma_addr_t addr;
187	};	187	};
188	int radeon_dummy_page_init(struct radeon_device *rdev);	188	int radeon_dummy_page_init(struct radeon_device *rdev);
189	void radeon_dummy_page_fini(struct radeon_device *rdev);	189	void radeon_dummy_page_fini(struct radeon_device *rdev);
190		190
191		191
192	/*	192	/*
193	* Clocks	193	* Clocks
194	*/	194	*/
195	struct radeon_clock {	195	struct radeon_clock {
196	struct radeon_pll p1pll;	196	struct radeon_pll p1pll;
197	struct radeon_pll p2pll;	197	struct radeon_pll p2pll;
198	struct radeon_pll spll;	198	struct radeon_pll spll;
199	struct radeon_pll mpll;	199	struct radeon_pll mpll;
200	/* 10 Khz units */	200	/* 10 Khz units */
201	uint32_t default_mclk;	201	uint32_t default_mclk;
202	uint32_t default_sclk;	202	uint32_t default_sclk;
203	};	203	};
-		204
-		205	/*
-		206	* Power management
-		207	*/
204		208	int radeon_pm_init(struct radeon_device *rdev);
205		209
206	/*	210	/*
207	* Fences.	211	* Fences.
208	*/	212	*/
209	struct radeon_fence_driver {	213	struct radeon_fence_driver {
210	uint32_t scratch_reg;	214	uint32_t scratch_reg;
211	// atomic_t seq;	215	// atomic_t seq;
212	uint32_t last_seq;	216	uint32_t last_seq;
213	unsigned long count_timeout;	217	unsigned long count_timeout;
214	// wait_queue_head_t queue;	218	// wait_queue_head_t queue;
215	// rwlock_t lock;	219	// rwlock_t lock;
216	struct list_head created;	220	struct list_head created;
217	struct list_head emited;	221	struct list_head emited;
218	struct list_head signaled;	222	struct list_head signaled;
219	};	223	};
220		224
221	struct radeon_fence {	225	struct radeon_fence {
222	struct radeon_device *rdev;	226	struct radeon_device *rdev;
223	// struct kref kref;	227	// struct kref kref;
224	struct list_head list;	228	struct list_head list;
225	/* protected by radeon_fence.lock */	229	/* protected by radeon_fence.lock */
226	uint32_t seq;	230	uint32_t seq;
227	unsigned long timeout;	231	unsigned long timeout;
228	bool emited;	232	bool emited;
229	bool signaled;	233	bool signaled;
230	};	234	};
231		235
232	int radeon_fence_driver_init(struct radeon_device *rdev);	236	int radeon_fence_driver_init(struct radeon_device *rdev);
233	void radeon_fence_driver_fini(struct radeon_device *rdev);	237	void radeon_fence_driver_fini(struct radeon_device *rdev);
234	int radeon_fence_create(struct radeon_device rdev, struct radeon_fence *fence);	238	int radeon_fence_create(struct radeon_device rdev, struct radeon_fence *fence);
235	int radeon_fence_emit(struct radeon_device rdev, struct radeon_fence fence);	239	int radeon_fence_emit(struct radeon_device rdev, struct radeon_fence fence);
236	void radeon_fence_process(struct radeon_device *rdev);	240	void radeon_fence_process(struct radeon_device *rdev);
237	bool radeon_fence_signaled(struct radeon_fence *fence);	241	bool radeon_fence_signaled(struct radeon_fence *fence);
238	int radeon_fence_wait(struct radeon_fence *fence, bool interruptible);	242	int radeon_fence_wait(struct radeon_fence *fence, bool interruptible);
239	int radeon_fence_wait_next(struct radeon_device *rdev);	243	int radeon_fence_wait_next(struct radeon_device *rdev);
240	int radeon_fence_wait_last(struct radeon_device *rdev);	244	int radeon_fence_wait_last(struct radeon_device *rdev);
241	struct radeon_fence radeon_fence_ref(struct radeon_fence fence);	245	struct radeon_fence radeon_fence_ref(struct radeon_fence fence);
242	void radeon_fence_unref(struct radeon_fence **fence);	246	void radeon_fence_unref(struct radeon_fence **fence);
243		247
244	/*	248	/*
245	* Tiling registers	249	* Tiling registers
246	*/	250	*/
247	struct radeon_surface_reg {	251	struct radeon_surface_reg {
248	struct radeon_object *robj;	252	struct radeon_object *robj;
249	};	253	};
250		254
251	#define RADEON_GEM_MAX_SURFACES 8	255	#define RADEON_GEM_MAX_SURFACES 8
252		256
253	/*	257	/*
254	* Radeon buffer.	258	* Radeon buffer.
255	*/	259	*/
256	struct radeon_object;	260	struct radeon_object;
257		261
258	struct radeon_object_list {	262	struct radeon_object_list {
259	struct list_head list;	263	struct list_head list;
260	struct radeon_object *robj;	264	struct radeon_object *robj;
261	uint64_t gpu_offset;	265	uint64_t gpu_offset;
262	unsigned rdomain;	266	unsigned rdomain;
263	unsigned wdomain;	267	unsigned wdomain;
264	uint32_t tiling_flags;	268	uint32_t tiling_flags;
265	};	269	};
266		270
267	int radeon_object_init(struct radeon_device *rdev);	271	int radeon_object_init(struct radeon_device *rdev);
268	void radeon_object_fini(struct radeon_device *rdev);	272	void radeon_object_fini(struct radeon_device *rdev);
269	int radeon_object_create(struct radeon_device *rdev,	273	int radeon_object_create(struct radeon_device *rdev,
270	struct drm_gem_object *gobj,	274	struct drm_gem_object *gobj,
271	unsigned long size,	275	unsigned long size,
272	bool kernel,	276	bool kernel,
273	uint32_t domain,	277	uint32_t domain,
274	bool interruptible,	278	bool interruptible,
275	struct radeon_object **robj_ptr);	279	struct radeon_object **robj_ptr);
276		280
277		281
278	/*	282	/*
279	* GEM objects.	283	* GEM objects.
280	*/	284	*/
281	struct radeon_gem {	285	struct radeon_gem {
282	struct list_head objects;	286	struct list_head objects;
283	};	287	};
284		288
285	int radeon_gem_init(struct radeon_device *rdev);	289	int radeon_gem_init(struct radeon_device *rdev);
286	void radeon_gem_fini(struct radeon_device *rdev);	290	void radeon_gem_fini(struct radeon_device *rdev);
287	int radeon_gem_object_create(struct radeon_device *rdev, int size,	291	int radeon_gem_object_create(struct radeon_device *rdev, int size,
288	int alignment, int initial_domain,	292	int alignment, int initial_domain,
289	bool discardable, bool kernel,	293	bool discardable, bool kernel,
290	bool interruptible,	294	bool interruptible,
291	struct drm_gem_object **obj);	295	struct drm_gem_object **obj);
292	int radeon_gem_object_pin(struct drm_gem_object *obj, uint32_t pin_domain,	296	int radeon_gem_object_pin(struct drm_gem_object *obj, uint32_t pin_domain,
293	uint64_t *gpu_addr);	297	uint64_t *gpu_addr);
294	void radeon_gem_object_unpin(struct drm_gem_object *obj);	298	void radeon_gem_object_unpin(struct drm_gem_object *obj);
295		299
296		300
297	/*	301	/*
298	* GART structures, functions & helpers	302	* GART structures, functions & helpers
299	*/	303	*/
300	struct radeon_mc;	304	struct radeon_mc;
301		305
302	struct radeon_gart_table_ram {	306	struct radeon_gart_table_ram {
303	volatile uint32_t *ptr;	307	volatile uint32_t *ptr;
304	};	308	};
305		309
306	struct radeon_gart_table_vram {	310	struct radeon_gart_table_vram {
307	struct radeon_object *robj;	311	struct radeon_object *robj;
308	volatile uint32_t *ptr;	312	volatile uint32_t *ptr;
309	};	313	};
310		314
311	union radeon_gart_table {	315	union radeon_gart_table {
312	struct radeon_gart_table_ram ram;	316	struct radeon_gart_table_ram ram;
313	struct radeon_gart_table_vram vram;	317	struct radeon_gart_table_vram vram;
314	};	318	};
-		319
-		320	#define RADEON_GPU_PAGE_SIZE 4096
315		321
316	struct radeon_gart {	322	struct radeon_gart {
317	dma_addr_t table_addr;	323	dma_addr_t table_addr;
318	unsigned num_gpu_pages;	324	unsigned num_gpu_pages;
319	unsigned num_cpu_pages;	325	unsigned num_cpu_pages;
320	unsigned table_size;	326	unsigned table_size;
321	union radeon_gart_table table;	327	union radeon_gart_table table;
322	struct page **pages;	328	struct page **pages;
323	dma_addr_t *pages_addr;	329	dma_addr_t *pages_addr;
324	bool ready;	330	bool ready;
325	};	331	};
326		332
327	int radeon_gart_table_ram_alloc(struct radeon_device *rdev);	333	int radeon_gart_table_ram_alloc(struct radeon_device *rdev);
328	void radeon_gart_table_ram_free(struct radeon_device *rdev);	334	void radeon_gart_table_ram_free(struct radeon_device *rdev);
329	int radeon_gart_table_vram_alloc(struct radeon_device *rdev);	335	int radeon_gart_table_vram_alloc(struct radeon_device *rdev);
330	void radeon_gart_table_vram_free(struct radeon_device *rdev);	336	void radeon_gart_table_vram_free(struct radeon_device *rdev);
331	int radeon_gart_init(struct radeon_device *rdev);	337	int radeon_gart_init(struct radeon_device *rdev);
332	void radeon_gart_fini(struct radeon_device *rdev);	338	void radeon_gart_fini(struct radeon_device *rdev);
333	void radeon_gart_unbind(struct radeon_device *rdev, unsigned offset,	339	void radeon_gart_unbind(struct radeon_device *rdev, unsigned offset,
334	int pages);	340	int pages);
335	int radeon_gart_bind(struct radeon_device *rdev, unsigned offset,	341	int radeon_gart_bind(struct radeon_device *rdev, unsigned offset,
336	int pages, u32_t *pagelist);	342	int pages, u32_t *pagelist);
337		343
338		344
339	/*	345	/*
340	* GPU MC structures, functions & helpers	346	* GPU MC structures, functions & helpers
341	*/	347	*/
342	struct radeon_mc {	348	struct radeon_mc {
343	resource_size_t aper_size;	349	resource_size_t aper_size;
344	resource_size_t aper_base;	350	resource_size_t aper_base;
345	resource_size_t agp_base;	351	resource_size_t agp_base;
346	/* for some chips with <= 32MB we need to lie	352	/* for some chips with <= 32MB we need to lie
347	* about vram size near mc fb location */	353	* about vram size near mc fb location */
348	u64 mc_vram_size;	354	u64 mc_vram_size;
349	u64 gtt_location;	355	u64 gtt_location;
350	u64 gtt_size;	356	u64 gtt_size;
351	u64 gtt_start;	357	u64 gtt_start;
352	u64 gtt_end;	358	u64 gtt_end;
353	u64 vram_location;	359	u64 vram_location;
354	u64 vram_start;	360	u64 vram_start;
355	u64 vram_end;	361	u64 vram_end;
356	unsigned vram_width;	362	unsigned vram_width;
357	u64 real_vram_size;	363	u64 real_vram_size;
358	int vram_mtrr;	364	int vram_mtrr;
359	bool vram_is_ddr;	365	bool vram_is_ddr;
360	};	366	};
361		367
362	int radeon_mc_setup(struct radeon_device *rdev);	368	int radeon_mc_setup(struct radeon_device *rdev);
363		369
364		370
365	/*	371	/*
366	* GPU scratch registers structures, functions & helpers	372	* GPU scratch registers structures, functions & helpers
367	*/	373	*/
368	struct radeon_scratch {	374	struct radeon_scratch {
369	unsigned num_reg;	375	unsigned num_reg;
370	bool free[32];	376	bool free[32];
371	uint32_t reg[32];	377	uint32_t reg[32];
372	};	378	};
373		379
374	int radeon_scratch_get(struct radeon_device rdev, uint32_t reg);	380	int radeon_scratch_get(struct radeon_device rdev, uint32_t reg);
375	void radeon_scratch_free(struct radeon_device *rdev, uint32_t reg);	381	void radeon_scratch_free(struct radeon_device *rdev, uint32_t reg);
376		382
377		383
378	/*	384	/*
379	* IRQS.	385	* IRQS.
380	*/	386	*/
381	struct radeon_irq {	387	struct radeon_irq {
382	bool installed;	388	bool installed;
383	bool sw_int;	389	bool sw_int;
384	/* FIXME: use a define max crtc rather than hardcode it */	390	/* FIXME: use a define max crtc rather than hardcode it */
385	bool crtc_vblank_int[2];	391	bool crtc_vblank_int[2];
386	};	392	};
387		393
388	int radeon_irq_kms_init(struct radeon_device *rdev);	394	int radeon_irq_kms_init(struct radeon_device *rdev);
389	void radeon_irq_kms_fini(struct radeon_device *rdev);	395	void radeon_irq_kms_fini(struct radeon_device *rdev);
390		396
391		397
392	/*	398	/*
393	* CP & ring.	399	* CP & ring.
394	*/	400	*/
395	struct radeon_ib {	401	struct radeon_ib {
396	struct list_head list;	402	struct list_head list;
397	unsigned long idx;	403	unsigned long idx;
398	uint64_t gpu_addr;	404	uint64_t gpu_addr;
399	struct radeon_fence *fence;	405	struct radeon_fence *fence;
400	uint32_t *ptr;	406	uint32_t *ptr;
401	uint32_t length_dw;	407	uint32_t length_dw;
402	};	408	};
403		409
404	/*	410	/*
405	* locking -	411	* locking -
406	* mutex protects scheduled_ibs, ready, alloc_bm	412	* mutex protects scheduled_ibs, ready, alloc_bm
407	*/	413	*/
408	struct radeon_ib_pool {	414	struct radeon_ib_pool {
409	// struct mutex mutex;	415	// struct mutex mutex;
410	struct radeon_object *robj;	416	struct radeon_object *robj;
411	struct list_head scheduled_ibs;	417	struct list_head scheduled_ibs;
412	struct radeon_ib ibs[RADEON_IB_POOL_SIZE];	418	struct radeon_ib ibs[RADEON_IB_POOL_SIZE];
413	bool ready;	419	bool ready;
414	DECLARE_BITMAP(alloc_bm, RADEON_IB_POOL_SIZE);	420	DECLARE_BITMAP(alloc_bm, RADEON_IB_POOL_SIZE);
415	};	421	};
416		422
417	struct radeon_cp {	423	struct radeon_cp {
418	struct radeon_object *ring_obj;	424	struct radeon_object *ring_obj;
419	volatile uint32_t *ring;	425	volatile uint32_t *ring;
420	unsigned rptr;	426	unsigned rptr;
421	unsigned wptr;	427	unsigned wptr;
422	unsigned wptr_old;	428	unsigned wptr_old;
423	unsigned ring_size;	429	unsigned ring_size;
424	unsigned ring_free_dw;	430	unsigned ring_free_dw;
425	int count_dw;	431	int count_dw;
426	uint64_t gpu_addr;	432	uint64_t gpu_addr;
427	uint32_t align_mask;	433	uint32_t align_mask;
428	uint32_t ptr_mask;	434	uint32_t ptr_mask;
429	// struct mutex mutex;	435	// struct mutex mutex;
430	bool ready;	436	bool ready;
431	};	437	};
432		438
433	struct r600_blit {	439	struct r600_blit {
434	struct radeon_object *shader_obj;	440	struct radeon_object *shader_obj;
435	u64 shader_gpu_addr;	441	u64 shader_gpu_addr;
436	u32 vs_offset, ps_offset;	442	u32 vs_offset, ps_offset;
437	u32 state_offset;	443	u32 state_offset;
438	u32 state_len;	444	u32 state_len;
439	u32 vb_used, vb_total;	445	u32 vb_used, vb_total;
440	struct radeon_ib *vb_ib;	446	struct radeon_ib *vb_ib;
441	};	447	};
442		448
443	int radeon_ib_get(struct radeon_device rdev, struct radeon_ib *ib);	449	int radeon_ib_get(struct radeon_device rdev, struct radeon_ib *ib);
444	void radeon_ib_free(struct radeon_device rdev, struct radeon_ib *ib);	450	void radeon_ib_free(struct radeon_device rdev, struct radeon_ib *ib);
445	int radeon_ib_schedule(struct radeon_device rdev, struct radeon_ib ib);	451	int radeon_ib_schedule(struct radeon_device rdev, struct radeon_ib ib);
446	int radeon_ib_pool_init(struct radeon_device *rdev);	452	int radeon_ib_pool_init(struct radeon_device *rdev);
447	void radeon_ib_pool_fini(struct radeon_device *rdev);	453	void radeon_ib_pool_fini(struct radeon_device *rdev);
448	int radeon_ib_test(struct radeon_device *rdev);	454	int radeon_ib_test(struct radeon_device *rdev);
449	/* Ring access between begin & end cannot sleep */	455	/* Ring access between begin & end cannot sleep */
450	void radeon_ring_free_size(struct radeon_device *rdev);	456	void radeon_ring_free_size(struct radeon_device *rdev);
451	int radeon_ring_lock(struct radeon_device *rdev, unsigned ndw);	457	int radeon_ring_lock(struct radeon_device *rdev, unsigned ndw);
452	void radeon_ring_unlock_commit(struct radeon_device *rdev);	458	void radeon_ring_unlock_commit(struct radeon_device *rdev);
453	void radeon_ring_unlock_undo(struct radeon_device *rdev);	459	void radeon_ring_unlock_undo(struct radeon_device *rdev);
454	int radeon_ring_test(struct radeon_device *rdev);	460	int radeon_ring_test(struct radeon_device *rdev);
455	int radeon_ring_init(struct radeon_device *rdev, unsigned ring_size);	461	int radeon_ring_init(struct radeon_device *rdev, unsigned ring_size);
456	void radeon_ring_fini(struct radeon_device *rdev);	462	void radeon_ring_fini(struct radeon_device *rdev);
457		463
458		464
459	/*	465	/*
460	* CS.	466	* CS.
461	*/	467	*/
462	struct radeon_cs_reloc {	468	struct radeon_cs_reloc {
463	// struct drm_gem_object *gobj;	469	// struct drm_gem_object *gobj;
464	struct radeon_object *robj;	470	struct radeon_object *robj;
465	struct radeon_object_list lobj;	471	struct radeon_object_list lobj;
466	uint32_t handle;	472	uint32_t handle;
467	uint32_t flags;	473	uint32_t flags;
468	};	474	};
469		475
470	struct radeon_cs_chunk {	476	struct radeon_cs_chunk {
471	uint32_t chunk_id;	477	uint32_t chunk_id;
472	uint32_t length_dw;	478	uint32_t length_dw;
473	int kpage_idx[2];	479	int kpage_idx[2];
474	uint32_t *kpage[2];	480	uint32_t *kpage[2];
475	uint32_t *kdata;	481	uint32_t *kdata;
476	void __user *user_ptr;	482	void __user *user_ptr;
477	int last_copied_page;	483	int last_copied_page;
478	int last_page_index;	484	int last_page_index;
479	};	485	};
480		486
481	struct radeon_cs_parser {	487	struct radeon_cs_parser {
482	struct radeon_device *rdev;	488	struct radeon_device *rdev;
483	// struct drm_file *filp;	489	// struct drm_file *filp;
484	/* chunks */	490	/* chunks */
485	unsigned nchunks;	491	unsigned nchunks;
486	struct radeon_cs_chunk *chunks;	492	struct radeon_cs_chunk *chunks;
487	uint64_t *chunks_array;	493	uint64_t *chunks_array;
488	/* IB */	494	/* IB */
489	unsigned idx;	495	unsigned idx;
490	/* relocations */	496	/* relocations */
491	unsigned nrelocs;	497	unsigned nrelocs;
492	struct radeon_cs_reloc *relocs;	498	struct radeon_cs_reloc *relocs;
493	struct radeon_cs_reloc **relocs_ptr;	499	struct radeon_cs_reloc **relocs_ptr;
494	struct list_head validated;	500	struct list_head validated;

Subversion Repositories Kolibri OS

(root)/drivers/video/drm/radeon/radeon.h – Rev 1246 → 1268