Rev 1221 | Go to most recent revision | Only display areas with differences | Regard whitespace | Details | Blame | Last modification | View Log | RSS feed
Rev 1221 | Rev 1963 | ||
---|---|---|---|
1 | /* |
1 | /* |
2 | * Copyright 2008 Advanced Micro Devices, Inc. |
2 | * Copyright 2008 Advanced Micro Devices, Inc. |
3 | * Copyright 2008 Red Hat Inc. |
3 | * Copyright 2008 Red Hat Inc. |
4 | * Copyright 2009 Jerome Glisse. |
4 | * Copyright 2009 Jerome Glisse. |
5 | * |
5 | * |
6 | * Permission is hereby granted, free of charge, to any person obtaining a |
6 | * Permission is hereby granted, free of charge, to any person obtaining a |
7 | * copy of this software and associated documentation files (the "Software"), |
7 | * copy of this software and associated documentation files (the "Software"), |
8 | * to deal in the Software without restriction, including without limitation |
8 | * to deal in the Software without restriction, including without limitation |
9 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, |
9 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, |
10 | * and/or sell copies of the Software, and to permit persons to whom the |
10 | * and/or sell copies of the Software, and to permit persons to whom the |
11 | * Software is furnished to do so, subject to the following conditions: |
11 | * Software is furnished to do so, subject to the following conditions: |
12 | * |
12 | * |
13 | * The above copyright notice and this permission notice shall be included in |
13 | * The above copyright notice and this permission notice shall be included in |
14 | * all copies or substantial portions of the Software. |
14 | * all copies or substantial portions of the Software. |
15 | * |
15 | * |
16 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR |
16 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR |
17 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, |
17 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, |
18 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL |
18 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL |
19 | * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR |
19 | * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR |
20 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, |
20 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, |
21 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR |
21 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR |
22 | * OTHER DEALINGS IN THE SOFTWARE. |
22 | * OTHER DEALINGS IN THE SOFTWARE. |
23 | * |
23 | * |
24 | * Authors: Dave Airlie |
24 | * Authors: Dave Airlie |
25 | * Alex Deucher |
25 | * Alex Deucher |
26 | * Jerome Glisse |
26 | * Jerome Glisse |
27 | */ |
27 | */ |
28 | #ifndef __R100D_H__ |
28 | #ifndef __R100D_H__ |
29 | #define __R100D_H__ |
29 | #define __R100D_H__ |
30 | 30 | ||
31 | #define CP_PACKET0 0x00000000 |
31 | #define CP_PACKET0 0x00000000 |
32 | #define PACKET0_BASE_INDEX_SHIFT 0 |
32 | #define PACKET0_BASE_INDEX_SHIFT 0 |
33 | #define PACKET0_BASE_INDEX_MASK (0x1ffff << 0) |
33 | #define PACKET0_BASE_INDEX_MASK (0x1ffff << 0) |
34 | #define PACKET0_COUNT_SHIFT 16 |
34 | #define PACKET0_COUNT_SHIFT 16 |
35 | #define PACKET0_COUNT_MASK (0x3fff << 16) |
35 | #define PACKET0_COUNT_MASK (0x3fff << 16) |
36 | #define CP_PACKET1 0x40000000 |
36 | #define CP_PACKET1 0x40000000 |
37 | #define CP_PACKET2 0x80000000 |
37 | #define CP_PACKET2 0x80000000 |
38 | #define PACKET2_PAD_SHIFT 0 |
38 | #define PACKET2_PAD_SHIFT 0 |
39 | #define PACKET2_PAD_MASK (0x3fffffff << 0) |
39 | #define PACKET2_PAD_MASK (0x3fffffff << 0) |
40 | #define CP_PACKET3 0xC0000000 |
40 | #define CP_PACKET3 0xC0000000 |
41 | #define PACKET3_IT_OPCODE_SHIFT 8 |
41 | #define PACKET3_IT_OPCODE_SHIFT 8 |
42 | #define PACKET3_IT_OPCODE_MASK (0xff << 8) |
42 | #define PACKET3_IT_OPCODE_MASK (0xff << 8) |
43 | #define PACKET3_COUNT_SHIFT 16 |
43 | #define PACKET3_COUNT_SHIFT 16 |
44 | #define PACKET3_COUNT_MASK (0x3fff << 16) |
44 | #define PACKET3_COUNT_MASK (0x3fff << 16) |
45 | /* PACKET3 op code */ |
45 | /* PACKET3 op code */ |
46 | #define PACKET3_NOP 0x10 |
46 | #define PACKET3_NOP 0x10 |
47 | #define PACKET3_3D_DRAW_VBUF 0x28 |
47 | #define PACKET3_3D_DRAW_VBUF 0x28 |
48 | #define PACKET3_3D_DRAW_IMMD 0x29 |
48 | #define PACKET3_3D_DRAW_IMMD 0x29 |
49 | #define PACKET3_3D_DRAW_INDX 0x2A |
49 | #define PACKET3_3D_DRAW_INDX 0x2A |
50 | #define PACKET3_3D_LOAD_VBPNTR 0x2F |
50 | #define PACKET3_3D_LOAD_VBPNTR 0x2F |
- | 51 | #define PACKET3_3D_CLEAR_ZMASK 0x32 |
|
51 | #define PACKET3_INDX_BUFFER 0x33 |
52 | #define PACKET3_INDX_BUFFER 0x33 |
52 | #define PACKET3_3D_DRAW_VBUF_2 0x34 |
53 | #define PACKET3_3D_DRAW_VBUF_2 0x34 |
53 | #define PACKET3_3D_DRAW_IMMD_2 0x35 |
54 | #define PACKET3_3D_DRAW_IMMD_2 0x35 |
54 | #define PACKET3_3D_DRAW_INDX_2 0x36 |
55 | #define PACKET3_3D_DRAW_INDX_2 0x36 |
- | 56 | #define PACKET3_3D_CLEAR_HIZ 0x37 |
|
55 | #define PACKET3_BITBLT_MULTI 0x9B |
57 | #define PACKET3_BITBLT_MULTI 0x9B |
56 | 58 | ||
57 | #define PACKET0(reg, n) (CP_PACKET0 | \ |
59 | #define PACKET0(reg, n) (CP_PACKET0 | \ |
58 | REG_SET(PACKET0_BASE_INDEX, (reg) >> 2) | \ |
60 | REG_SET(PACKET0_BASE_INDEX, (reg) >> 2) | \ |
59 | REG_SET(PACKET0_COUNT, (n))) |
61 | REG_SET(PACKET0_COUNT, (n))) |
60 | #define PACKET2(v) (CP_PACKET2 | REG_SET(PACKET2_PAD, (v))) |
62 | #define PACKET2(v) (CP_PACKET2 | REG_SET(PACKET2_PAD, (v))) |
61 | #define PACKET3(op, n) (CP_PACKET3 | \ |
63 | #define PACKET3(op, n) (CP_PACKET3 | \ |
62 | REG_SET(PACKET3_IT_OPCODE, (op)) | \ |
64 | REG_SET(PACKET3_IT_OPCODE, (op)) | \ |
63 | REG_SET(PACKET3_COUNT, (n))) |
65 | REG_SET(PACKET3_COUNT, (n))) |
64 | 66 | ||
65 | #define PACKET_TYPE0 0 |
67 | #define PACKET_TYPE0 0 |
66 | #define PACKET_TYPE1 1 |
68 | #define PACKET_TYPE1 1 |
67 | #define PACKET_TYPE2 2 |
69 | #define PACKET_TYPE2 2 |
68 | #define PACKET_TYPE3 3 |
70 | #define PACKET_TYPE3 3 |
69 | 71 | ||
70 | #define CP_PACKET_GET_TYPE(h) (((h) >> 30) & 3) |
72 | #define CP_PACKET_GET_TYPE(h) (((h) >> 30) & 3) |
71 | #define CP_PACKET_GET_COUNT(h) (((h) >> 16) & 0x3FFF) |
73 | #define CP_PACKET_GET_COUNT(h) (((h) >> 16) & 0x3FFF) |
72 | #define CP_PACKET0_GET_REG(h) (((h) & 0x1FFF) << 2) |
74 | #define CP_PACKET0_GET_REG(h) (((h) & 0x1FFF) << 2) |
73 | #define CP_PACKET0_GET_ONE_REG_WR(h) (((h) >> 15) & 1) |
75 | #define CP_PACKET0_GET_ONE_REG_WR(h) (((h) >> 15) & 1) |
74 | #define CP_PACKET3_GET_OPCODE(h) (((h) >> 8) & 0xFF) |
76 | #define CP_PACKET3_GET_OPCODE(h) (((h) >> 8) & 0xFF) |
75 | 77 | ||
76 | /* Registers */ |
78 | /* Registers */ |
- | 79 | #define R_0000F0_RBBM_SOFT_RESET 0x0000F0 |
|
- | 80 | #define S_0000F0_SOFT_RESET_CP(x) (((x) & 0x1) << 0) |
|
- | 81 | #define G_0000F0_SOFT_RESET_CP(x) (((x) >> 0) & 0x1) |
|
- | 82 | #define C_0000F0_SOFT_RESET_CP 0xFFFFFFFE |
|
- | 83 | #define S_0000F0_SOFT_RESET_HI(x) (((x) & 0x1) << 1) |
|
- | 84 | #define G_0000F0_SOFT_RESET_HI(x) (((x) >> 1) & 0x1) |
|
- | 85 | #define C_0000F0_SOFT_RESET_HI 0xFFFFFFFD |
|
- | 86 | #define S_0000F0_SOFT_RESET_SE(x) (((x) & 0x1) << 2) |
|
- | 87 | #define G_0000F0_SOFT_RESET_SE(x) (((x) >> 2) & 0x1) |
|
- | 88 | #define C_0000F0_SOFT_RESET_SE 0xFFFFFFFB |
|
- | 89 | #define S_0000F0_SOFT_RESET_RE(x) (((x) & 0x1) << 3) |
|
- | 90 | #define G_0000F0_SOFT_RESET_RE(x) (((x) >> 3) & 0x1) |
|
- | 91 | #define C_0000F0_SOFT_RESET_RE 0xFFFFFFF7 |
|
- | 92 | #define S_0000F0_SOFT_RESET_PP(x) (((x) & 0x1) << 4) |
|
- | 93 | #define G_0000F0_SOFT_RESET_PP(x) (((x) >> 4) & 0x1) |
|
- | 94 | #define C_0000F0_SOFT_RESET_PP 0xFFFFFFEF |
|
- | 95 | #define S_0000F0_SOFT_RESET_E2(x) (((x) & 0x1) << 5) |
|
- | 96 | #define G_0000F0_SOFT_RESET_E2(x) (((x) >> 5) & 0x1) |
|
- | 97 | #define C_0000F0_SOFT_RESET_E2 0xFFFFFFDF |
|
- | 98 | #define S_0000F0_SOFT_RESET_RB(x) (((x) & 0x1) << 6) |
|
- | 99 | #define G_0000F0_SOFT_RESET_RB(x) (((x) >> 6) & 0x1) |
|
- | 100 | #define C_0000F0_SOFT_RESET_RB 0xFFFFFFBF |
|
- | 101 | #define S_0000F0_SOFT_RESET_HDP(x) (((x) & 0x1) << 7) |
|
- | 102 | #define G_0000F0_SOFT_RESET_HDP(x) (((x) >> 7) & 0x1) |
|
- | 103 | #define C_0000F0_SOFT_RESET_HDP 0xFFFFFF7F |
|
- | 104 | #define S_0000F0_SOFT_RESET_MC(x) (((x) & 0x1) << 8) |
|
- | 105 | #define G_0000F0_SOFT_RESET_MC(x) (((x) >> 8) & 0x1) |
|
- | 106 | #define C_0000F0_SOFT_RESET_MC 0xFFFFFEFF |
|
- | 107 | #define S_0000F0_SOFT_RESET_AIC(x) (((x) & 0x1) << 9) |
|
- | 108 | #define G_0000F0_SOFT_RESET_AIC(x) (((x) >> 9) & 0x1) |
|
- | 109 | #define C_0000F0_SOFT_RESET_AIC 0xFFFFFDFF |
|
- | 110 | #define S_0000F0_SOFT_RESET_VIP(x) (((x) & 0x1) << 10) |
|
- | 111 | #define G_0000F0_SOFT_RESET_VIP(x) (((x) >> 10) & 0x1) |
|
- | 112 | #define C_0000F0_SOFT_RESET_VIP 0xFFFFFBFF |
|
- | 113 | #define S_0000F0_SOFT_RESET_DISP(x) (((x) & 0x1) << 11) |
|
- | 114 | #define G_0000F0_SOFT_RESET_DISP(x) (((x) >> 11) & 0x1) |
|
- | 115 | #define C_0000F0_SOFT_RESET_DISP 0xFFFFF7FF |
|
- | 116 | #define S_0000F0_SOFT_RESET_CG(x) (((x) & 0x1) << 12) |
|
- | 117 | #define G_0000F0_SOFT_RESET_CG(x) (((x) >> 12) & 0x1) |
|
- | 118 | #define C_0000F0_SOFT_RESET_CG 0xFFFFEFFF |
|
- | 119 | #define R_000030_BUS_CNTL 0x000030 |
|
- | 120 | #define S_000030_BUS_DBL_RESYNC(x) (((x) & 0x1) << 0) |
|
- | 121 | #define G_000030_BUS_DBL_RESYNC(x) (((x) >> 0) & 0x1) |
|
- | 122 | #define C_000030_BUS_DBL_RESYNC 0xFFFFFFFE |
|
- | 123 | #define S_000030_BUS_MSTR_RESET(x) (((x) & 0x1) << 1) |
|
- | 124 | #define G_000030_BUS_MSTR_RESET(x) (((x) >> 1) & 0x1) |
|
- | 125 | #define C_000030_BUS_MSTR_RESET 0xFFFFFFFD |
|
- | 126 | #define S_000030_BUS_FLUSH_BUF(x) (((x) & 0x1) << 2) |
|
- | 127 | #define G_000030_BUS_FLUSH_BUF(x) (((x) >> 2) & 0x1) |
|
- | 128 | #define C_000030_BUS_FLUSH_BUF 0xFFFFFFFB |
|
- | 129 | #define S_000030_BUS_STOP_REQ_DIS(x) (((x) & 0x1) << 3) |
|
- | 130 | #define G_000030_BUS_STOP_REQ_DIS(x) (((x) >> 3) & 0x1) |
|
- | 131 | #define C_000030_BUS_STOP_REQ_DIS 0xFFFFFFF7 |
|
- | 132 | #define S_000030_BUS_PM4_READ_COMBINE_EN(x) (((x) & 0x1) << 4) |
|
- | 133 | #define G_000030_BUS_PM4_READ_COMBINE_EN(x) (((x) >> 4) & 0x1) |
|
- | 134 | #define C_000030_BUS_PM4_READ_COMBINE_EN 0xFFFFFFEF |
|
- | 135 | #define S_000030_BUS_WRT_COMBINE_EN(x) (((x) & 0x1) << 5) |
|
- | 136 | #define G_000030_BUS_WRT_COMBINE_EN(x) (((x) >> 5) & 0x1) |
|
- | 137 | #define C_000030_BUS_WRT_COMBINE_EN 0xFFFFFFDF |
|
- | 138 | #define S_000030_BUS_MASTER_DIS(x) (((x) & 0x1) << 6) |
|
- | 139 | #define G_000030_BUS_MASTER_DIS(x) (((x) >> 6) & 0x1) |
|
- | 140 | #define C_000030_BUS_MASTER_DIS 0xFFFFFFBF |
|
- | 141 | #define S_000030_BIOS_ROM_WRT_EN(x) (((x) & 0x1) << 7) |
|
- | 142 | #define G_000030_BIOS_ROM_WRT_EN(x) (((x) >> 7) & 0x1) |
|
- | 143 | #define C_000030_BIOS_ROM_WRT_EN 0xFFFFFF7F |
|
- | 144 | #define S_000030_BM_DAC_CRIPPLE(x) (((x) & 0x1) << 8) |
|
- | 145 | #define G_000030_BM_DAC_CRIPPLE(x) (((x) >> 8) & 0x1) |
|
- | 146 | #define C_000030_BM_DAC_CRIPPLE 0xFFFFFEFF |
|
- | 147 | #define S_000030_BUS_NON_PM4_READ_COMBINE_EN(x) (((x) & 0x1) << 9) |
|
- | 148 | #define G_000030_BUS_NON_PM4_READ_COMBINE_EN(x) (((x) >> 9) & 0x1) |
|
- | 149 | #define C_000030_BUS_NON_PM4_READ_COMBINE_EN 0xFFFFFDFF |
|
- | 150 | #define S_000030_BUS_XFERD_DISCARD_EN(x) (((x) & 0x1) << 10) |
|
- | 151 | #define G_000030_BUS_XFERD_DISCARD_EN(x) (((x) >> 10) & 0x1) |
|
- | 152 | #define C_000030_BUS_XFERD_DISCARD_EN 0xFFFFFBFF |
|
- | 153 | #define S_000030_BUS_SGL_READ_DISABLE(x) (((x) & 0x1) << 11) |
|
- | 154 | #define G_000030_BUS_SGL_READ_DISABLE(x) (((x) >> 11) & 0x1) |
|
- | 155 | #define C_000030_BUS_SGL_READ_DISABLE 0xFFFFF7FF |
|
- | 156 | #define S_000030_BIOS_DIS_ROM(x) (((x) & 0x1) << 12) |
|
- | 157 | #define G_000030_BIOS_DIS_ROM(x) (((x) >> 12) & 0x1) |
|
- | 158 | #define C_000030_BIOS_DIS_ROM 0xFFFFEFFF |
|
- | 159 | #define S_000030_BUS_PCI_READ_RETRY_EN(x) (((x) & 0x1) << 13) |
|
- | 160 | #define G_000030_BUS_PCI_READ_RETRY_EN(x) (((x) >> 13) & 0x1) |
|
- | 161 | #define C_000030_BUS_PCI_READ_RETRY_EN 0xFFFFDFFF |
|
- | 162 | #define S_000030_BUS_AGP_AD_STEPPING_EN(x) (((x) & 0x1) << 14) |
|
- | 163 | #define G_000030_BUS_AGP_AD_STEPPING_EN(x) (((x) >> 14) & 0x1) |
|
- | 164 | #define C_000030_BUS_AGP_AD_STEPPING_EN 0xFFFFBFFF |
|
- | 165 | #define S_000030_BUS_PCI_WRT_RETRY_EN(x) (((x) & 0x1) << 15) |
|
- | 166 | #define G_000030_BUS_PCI_WRT_RETRY_EN(x) (((x) >> 15) & 0x1) |
|
- | 167 | #define C_000030_BUS_PCI_WRT_RETRY_EN 0xFFFF7FFF |
|
- | 168 | #define S_000030_BUS_RETRY_WS(x) (((x) & 0xF) << 16) |
|
- | 169 | #define G_000030_BUS_RETRY_WS(x) (((x) >> 16) & 0xF) |
|
- | 170 | #define C_000030_BUS_RETRY_WS 0xFFF0FFFF |
|
- | 171 | #define S_000030_BUS_MSTR_RD_MULT(x) (((x) & 0x1) << 20) |
|
- | 172 | #define G_000030_BUS_MSTR_RD_MULT(x) (((x) >> 20) & 0x1) |
|
- | 173 | #define C_000030_BUS_MSTR_RD_MULT 0xFFEFFFFF |
|
- | 174 | #define S_000030_BUS_MSTR_RD_LINE(x) (((x) & 0x1) << 21) |
|
- | 175 | #define G_000030_BUS_MSTR_RD_LINE(x) (((x) >> 21) & 0x1) |
|
- | 176 | #define C_000030_BUS_MSTR_RD_LINE 0xFFDFFFFF |
|
- | 177 | #define S_000030_BUS_SUSPEND(x) (((x) & 0x1) << 22) |
|
- | 178 | #define G_000030_BUS_SUSPEND(x) (((x) >> 22) & 0x1) |
|
- | 179 | #define C_000030_BUS_SUSPEND 0xFFBFFFFF |
|
- | 180 | #define S_000030_LAT_16X(x) (((x) & 0x1) << 23) |
|
- | 181 | #define G_000030_LAT_16X(x) (((x) >> 23) & 0x1) |
|
- | 182 | #define C_000030_LAT_16X 0xFF7FFFFF |
|
- | 183 | #define S_000030_BUS_RD_DISCARD_EN(x) (((x) & 0x1) << 24) |
|
- | 184 | #define G_000030_BUS_RD_DISCARD_EN(x) (((x) >> 24) & 0x1) |
|
- | 185 | #define C_000030_BUS_RD_DISCARD_EN 0xFEFFFFFF |
|
- | 186 | #define S_000030_ENFRCWRDY(x) (((x) & 0x1) << 25) |
|
- | 187 | #define G_000030_ENFRCWRDY(x) (((x) >> 25) & 0x1) |
|
- | 188 | #define C_000030_ENFRCWRDY 0xFDFFFFFF |
|
- | 189 | #define S_000030_BUS_MSTR_WS(x) (((x) & 0x1) << 26) |
|
- | 190 | #define G_000030_BUS_MSTR_WS(x) (((x) >> 26) & 0x1) |
|
- | 191 | #define C_000030_BUS_MSTR_WS 0xFBFFFFFF |
|
- | 192 | #define S_000030_BUS_PARKING_DIS(x) (((x) & 0x1) << 27) |
|
- | 193 | #define G_000030_BUS_PARKING_DIS(x) (((x) >> 27) & 0x1) |
|
- | 194 | #define C_000030_BUS_PARKING_DIS 0xF7FFFFFF |
|
- | 195 | #define S_000030_BUS_MSTR_DISCONNECT_EN(x) (((x) & 0x1) << 28) |
|
- | 196 | #define G_000030_BUS_MSTR_DISCONNECT_EN(x) (((x) >> 28) & 0x1) |
|
- | 197 | #define C_000030_BUS_MSTR_DISCONNECT_EN 0xEFFFFFFF |
|
- | 198 | #define S_000030_SERR_EN(x) (((x) & 0x1) << 29) |
|
- | 199 | #define G_000030_SERR_EN(x) (((x) >> 29) & 0x1) |
|
- | 200 | #define C_000030_SERR_EN 0xDFFFFFFF |
|
- | 201 | #define S_000030_BUS_READ_BURST(x) (((x) & 0x1) << 30) |
|
- | 202 | #define G_000030_BUS_READ_BURST(x) (((x) >> 30) & 0x1) |
|
- | 203 | #define C_000030_BUS_READ_BURST 0xBFFFFFFF |
|
- | 204 | #define S_000030_BUS_RDY_READ_DLY(x) (((x) & 0x1) << 31) |
|
- | 205 | #define G_000030_BUS_RDY_READ_DLY(x) (((x) >> 31) & 0x1) |
|
- | 206 | #define C_000030_BUS_RDY_READ_DLY 0x7FFFFFFF |
|
77 | #define R_000040_GEN_INT_CNTL 0x000040 |
207 | #define R_000040_GEN_INT_CNTL 0x000040 |
78 | #define S_000040_CRTC_VBLANK(x) (((x) & 0x1) << 0) |
208 | #define S_000040_CRTC_VBLANK(x) (((x) & 0x1) << 0) |
79 | #define G_000040_CRTC_VBLANK(x) (((x) >> 0) & 0x1) |
209 | #define G_000040_CRTC_VBLANK(x) (((x) >> 0) & 0x1) |
80 | #define C_000040_CRTC_VBLANK 0xFFFFFFFE |
210 | #define C_000040_CRTC_VBLANK 0xFFFFFFFE |
81 | #define S_000040_CRTC_VLINE(x) (((x) & 0x1) << 1) |
211 | #define S_000040_CRTC_VLINE(x) (((x) & 0x1) << 1) |
82 | #define G_000040_CRTC_VLINE(x) (((x) >> 1) & 0x1) |
212 | #define G_000040_CRTC_VLINE(x) (((x) >> 1) & 0x1) |
83 | #define C_000040_CRTC_VLINE 0xFFFFFFFD |
213 | #define C_000040_CRTC_VLINE 0xFFFFFFFD |
84 | #define S_000040_CRTC_VSYNC(x) (((x) & 0x1) << 2) |
214 | #define S_000040_CRTC_VSYNC(x) (((x) & 0x1) << 2) |
85 | #define G_000040_CRTC_VSYNC(x) (((x) >> 2) & 0x1) |
215 | #define G_000040_CRTC_VSYNC(x) (((x) >> 2) & 0x1) |
86 | #define C_000040_CRTC_VSYNC 0xFFFFFFFB |
216 | #define C_000040_CRTC_VSYNC 0xFFFFFFFB |
87 | #define S_000040_SNAPSHOT(x) (((x) & 0x1) << 3) |
217 | #define S_000040_SNAPSHOT(x) (((x) & 0x1) << 3) |
88 | #define G_000040_SNAPSHOT(x) (((x) >> 3) & 0x1) |
218 | #define G_000040_SNAPSHOT(x) (((x) >> 3) & 0x1) |
89 | #define C_000040_SNAPSHOT 0xFFFFFFF7 |
219 | #define C_000040_SNAPSHOT 0xFFFFFFF7 |
90 | #define S_000040_FP_DETECT(x) (((x) & 0x1) << 4) |
220 | #define S_000040_FP_DETECT(x) (((x) & 0x1) << 4) |
91 | #define G_000040_FP_DETECT(x) (((x) >> 4) & 0x1) |
221 | #define G_000040_FP_DETECT(x) (((x) >> 4) & 0x1) |
92 | #define C_000040_FP_DETECT 0xFFFFFFEF |
222 | #define C_000040_FP_DETECT 0xFFFFFFEF |
93 | #define S_000040_CRTC2_VLINE(x) (((x) & 0x1) << 5) |
223 | #define S_000040_CRTC2_VLINE(x) (((x) & 0x1) << 5) |
94 | #define G_000040_CRTC2_VLINE(x) (((x) >> 5) & 0x1) |
224 | #define G_000040_CRTC2_VLINE(x) (((x) >> 5) & 0x1) |
95 | #define C_000040_CRTC2_VLINE 0xFFFFFFDF |
225 | #define C_000040_CRTC2_VLINE 0xFFFFFFDF |
96 | #define S_000040_DMA_VIPH0_INT_EN(x) (((x) & 0x1) << 12) |
226 | #define S_000040_DMA_VIPH0_INT_EN(x) (((x) & 0x1) << 12) |
97 | #define G_000040_DMA_VIPH0_INT_EN(x) (((x) >> 12) & 0x1) |
227 | #define G_000040_DMA_VIPH0_INT_EN(x) (((x) >> 12) & 0x1) |
98 | #define C_000040_DMA_VIPH0_INT_EN 0xFFFFEFFF |
228 | #define C_000040_DMA_VIPH0_INT_EN 0xFFFFEFFF |
99 | #define S_000040_CRTC2_VSYNC(x) (((x) & 0x1) << 6) |
229 | #define S_000040_CRTC2_VSYNC(x) (((x) & 0x1) << 6) |
100 | #define G_000040_CRTC2_VSYNC(x) (((x) >> 6) & 0x1) |
230 | #define G_000040_CRTC2_VSYNC(x) (((x) >> 6) & 0x1) |
101 | #define C_000040_CRTC2_VSYNC 0xFFFFFFBF |
231 | #define C_000040_CRTC2_VSYNC 0xFFFFFFBF |
102 | #define S_000040_SNAPSHOT2(x) (((x) & 0x1) << 7) |
232 | #define S_000040_SNAPSHOT2(x) (((x) & 0x1) << 7) |
103 | #define G_000040_SNAPSHOT2(x) (((x) >> 7) & 0x1) |
233 | #define G_000040_SNAPSHOT2(x) (((x) >> 7) & 0x1) |
104 | #define C_000040_SNAPSHOT2 0xFFFFFF7F |
234 | #define C_000040_SNAPSHOT2 0xFFFFFF7F |
105 | #define S_000040_CRTC2_VBLANK(x) (((x) & 0x1) << 9) |
235 | #define S_000040_CRTC2_VBLANK(x) (((x) & 0x1) << 9) |
106 | #define G_000040_CRTC2_VBLANK(x) (((x) >> 9) & 0x1) |
236 | #define G_000040_CRTC2_VBLANK(x) (((x) >> 9) & 0x1) |
107 | #define C_000040_CRTC2_VBLANK 0xFFFFFDFF |
237 | #define C_000040_CRTC2_VBLANK 0xFFFFFDFF |
108 | #define S_000040_FP2_DETECT(x) (((x) & 0x1) << 10) |
238 | #define S_000040_FP2_DETECT(x) (((x) & 0x1) << 10) |
109 | #define G_000040_FP2_DETECT(x) (((x) >> 10) & 0x1) |
239 | #define G_000040_FP2_DETECT(x) (((x) >> 10) & 0x1) |
110 | #define C_000040_FP2_DETECT 0xFFFFFBFF |
240 | #define C_000040_FP2_DETECT 0xFFFFFBFF |
111 | #define S_000040_VSYNC_DIFF_OVER_LIMIT(x) (((x) & 0x1) << 11) |
241 | #define S_000040_VSYNC_DIFF_OVER_LIMIT(x) (((x) & 0x1) << 11) |
112 | #define G_000040_VSYNC_DIFF_OVER_LIMIT(x) (((x) >> 11) & 0x1) |
242 | #define G_000040_VSYNC_DIFF_OVER_LIMIT(x) (((x) >> 11) & 0x1) |
113 | #define C_000040_VSYNC_DIFF_OVER_LIMIT 0xFFFFF7FF |
243 | #define C_000040_VSYNC_DIFF_OVER_LIMIT 0xFFFFF7FF |
114 | #define S_000040_DMA_VIPH1_INT_EN(x) (((x) & 0x1) << 13) |
244 | #define S_000040_DMA_VIPH1_INT_EN(x) (((x) & 0x1) << 13) |
115 | #define G_000040_DMA_VIPH1_INT_EN(x) (((x) >> 13) & 0x1) |
245 | #define G_000040_DMA_VIPH1_INT_EN(x) (((x) >> 13) & 0x1) |
116 | #define C_000040_DMA_VIPH1_INT_EN 0xFFFFDFFF |
246 | #define C_000040_DMA_VIPH1_INT_EN 0xFFFFDFFF |
117 | #define S_000040_DMA_VIPH2_INT_EN(x) (((x) & 0x1) << 14) |
247 | #define S_000040_DMA_VIPH2_INT_EN(x) (((x) & 0x1) << 14) |
118 | #define G_000040_DMA_VIPH2_INT_EN(x) (((x) >> 14) & 0x1) |
248 | #define G_000040_DMA_VIPH2_INT_EN(x) (((x) >> 14) & 0x1) |
119 | #define C_000040_DMA_VIPH2_INT_EN 0xFFFFBFFF |
249 | #define C_000040_DMA_VIPH2_INT_EN 0xFFFFBFFF |
120 | #define S_000040_DMA_VIPH3_INT_EN(x) (((x) & 0x1) << 15) |
250 | #define S_000040_DMA_VIPH3_INT_EN(x) (((x) & 0x1) << 15) |
121 | #define G_000040_DMA_VIPH3_INT_EN(x) (((x) >> 15) & 0x1) |
251 | #define G_000040_DMA_VIPH3_INT_EN(x) (((x) >> 15) & 0x1) |
122 | #define C_000040_DMA_VIPH3_INT_EN 0xFFFF7FFF |
252 | #define C_000040_DMA_VIPH3_INT_EN 0xFFFF7FFF |
123 | #define S_000040_I2C_INT_EN(x) (((x) & 0x1) << 17) |
253 | #define S_000040_I2C_INT_EN(x) (((x) & 0x1) << 17) |
124 | #define G_000040_I2C_INT_EN(x) (((x) >> 17) & 0x1) |
254 | #define G_000040_I2C_INT_EN(x) (((x) >> 17) & 0x1) |
125 | #define C_000040_I2C_INT_EN 0xFFFDFFFF |
255 | #define C_000040_I2C_INT_EN 0xFFFDFFFF |
126 | #define S_000040_GUI_IDLE(x) (((x) & 0x1) << 19) |
256 | #define S_000040_GUI_IDLE(x) (((x) & 0x1) << 19) |
127 | #define G_000040_GUI_IDLE(x) (((x) >> 19) & 0x1) |
257 | #define G_000040_GUI_IDLE(x) (((x) >> 19) & 0x1) |
128 | #define C_000040_GUI_IDLE 0xFFF7FFFF |
258 | #define C_000040_GUI_IDLE 0xFFF7FFFF |
129 | #define S_000040_VIPH_INT_EN(x) (((x) & 0x1) << 24) |
259 | #define S_000040_VIPH_INT_EN(x) (((x) & 0x1) << 24) |
130 | #define G_000040_VIPH_INT_EN(x) (((x) >> 24) & 0x1) |
260 | #define G_000040_VIPH_INT_EN(x) (((x) >> 24) & 0x1) |
131 | #define C_000040_VIPH_INT_EN 0xFEFFFFFF |
261 | #define C_000040_VIPH_INT_EN 0xFEFFFFFF |
132 | #define S_000040_SW_INT_EN(x) (((x) & 0x1) << 25) |
262 | #define S_000040_SW_INT_EN(x) (((x) & 0x1) << 25) |
133 | #define G_000040_SW_INT_EN(x) (((x) >> 25) & 0x1) |
263 | #define G_000040_SW_INT_EN(x) (((x) >> 25) & 0x1) |
134 | #define C_000040_SW_INT_EN 0xFDFFFFFF |
264 | #define C_000040_SW_INT_EN 0xFDFFFFFF |
135 | #define S_000040_GEYSERVILLE(x) (((x) & 0x1) << 27) |
265 | #define S_000040_GEYSERVILLE(x) (((x) & 0x1) << 27) |
136 | #define G_000040_GEYSERVILLE(x) (((x) >> 27) & 0x1) |
266 | #define G_000040_GEYSERVILLE(x) (((x) >> 27) & 0x1) |
137 | #define C_000040_GEYSERVILLE 0xF7FFFFFF |
267 | #define C_000040_GEYSERVILLE 0xF7FFFFFF |
138 | #define S_000040_HDCP_AUTHORIZED_INT(x) (((x) & 0x1) << 28) |
268 | #define S_000040_HDCP_AUTHORIZED_INT(x) (((x) & 0x1) << 28) |
139 | #define G_000040_HDCP_AUTHORIZED_INT(x) (((x) >> 28) & 0x1) |
269 | #define G_000040_HDCP_AUTHORIZED_INT(x) (((x) >> 28) & 0x1) |
140 | #define C_000040_HDCP_AUTHORIZED_INT 0xEFFFFFFF |
270 | #define C_000040_HDCP_AUTHORIZED_INT 0xEFFFFFFF |
141 | #define S_000040_DVI_I2C_INT(x) (((x) & 0x1) << 29) |
271 | #define S_000040_DVI_I2C_INT(x) (((x) & 0x1) << 29) |
142 | #define G_000040_DVI_I2C_INT(x) (((x) >> 29) & 0x1) |
272 | #define G_000040_DVI_I2C_INT(x) (((x) >> 29) & 0x1) |
143 | #define C_000040_DVI_I2C_INT 0xDFFFFFFF |
273 | #define C_000040_DVI_I2C_INT 0xDFFFFFFF |
144 | #define S_000040_GUIDMA(x) (((x) & 0x1) << 30) |
274 | #define S_000040_GUIDMA(x) (((x) & 0x1) << 30) |
145 | #define G_000040_GUIDMA(x) (((x) >> 30) & 0x1) |
275 | #define G_000040_GUIDMA(x) (((x) >> 30) & 0x1) |
146 | #define C_000040_GUIDMA 0xBFFFFFFF |
276 | #define C_000040_GUIDMA 0xBFFFFFFF |
147 | #define S_000040_VIDDMA(x) (((x) & 0x1) << 31) |
277 | #define S_000040_VIDDMA(x) (((x) & 0x1) << 31) |
148 | #define G_000040_VIDDMA(x) (((x) >> 31) & 0x1) |
278 | #define G_000040_VIDDMA(x) (((x) >> 31) & 0x1) |
149 | #define C_000040_VIDDMA 0x7FFFFFFF |
279 | #define C_000040_VIDDMA 0x7FFFFFFF |
150 | #define R_000044_GEN_INT_STATUS 0x000044 |
280 | #define R_000044_GEN_INT_STATUS 0x000044 |
151 | #define S_000044_CRTC_VBLANK_STAT(x) (((x) & 0x1) << 0) |
281 | #define S_000044_CRTC_VBLANK_STAT(x) (((x) & 0x1) << 0) |
152 | #define G_000044_CRTC_VBLANK_STAT(x) (((x) >> 0) & 0x1) |
282 | #define G_000044_CRTC_VBLANK_STAT(x) (((x) >> 0) & 0x1) |
153 | #define C_000044_CRTC_VBLANK_STAT 0xFFFFFFFE |
283 | #define C_000044_CRTC_VBLANK_STAT 0xFFFFFFFE |
154 | #define S_000044_CRTC_VBLANK_STAT_AK(x) (((x) & 0x1) << 0) |
284 | #define S_000044_CRTC_VBLANK_STAT_AK(x) (((x) & 0x1) << 0) |
155 | #define G_000044_CRTC_VBLANK_STAT_AK(x) (((x) >> 0) & 0x1) |
285 | #define G_000044_CRTC_VBLANK_STAT_AK(x) (((x) >> 0) & 0x1) |
156 | #define C_000044_CRTC_VBLANK_STAT_AK 0xFFFFFFFE |
286 | #define C_000044_CRTC_VBLANK_STAT_AK 0xFFFFFFFE |
157 | #define S_000044_CRTC_VLINE_STAT(x) (((x) & 0x1) << 1) |
287 | #define S_000044_CRTC_VLINE_STAT(x) (((x) & 0x1) << 1) |
158 | #define G_000044_CRTC_VLINE_STAT(x) (((x) >> 1) & 0x1) |
288 | #define G_000044_CRTC_VLINE_STAT(x) (((x) >> 1) & 0x1) |
159 | #define C_000044_CRTC_VLINE_STAT 0xFFFFFFFD |
289 | #define C_000044_CRTC_VLINE_STAT 0xFFFFFFFD |
160 | #define S_000044_CRTC_VLINE_STAT_AK(x) (((x) & 0x1) << 1) |
290 | #define S_000044_CRTC_VLINE_STAT_AK(x) (((x) & 0x1) << 1) |
161 | #define G_000044_CRTC_VLINE_STAT_AK(x) (((x) >> 1) & 0x1) |
291 | #define G_000044_CRTC_VLINE_STAT_AK(x) (((x) >> 1) & 0x1) |
162 | #define C_000044_CRTC_VLINE_STAT_AK 0xFFFFFFFD |
292 | #define C_000044_CRTC_VLINE_STAT_AK 0xFFFFFFFD |
163 | #define S_000044_CRTC_VSYNC_STAT(x) (((x) & 0x1) << 2) |
293 | #define S_000044_CRTC_VSYNC_STAT(x) (((x) & 0x1) << 2) |
164 | #define G_000044_CRTC_VSYNC_STAT(x) (((x) >> 2) & 0x1) |
294 | #define G_000044_CRTC_VSYNC_STAT(x) (((x) >> 2) & 0x1) |
165 | #define C_000044_CRTC_VSYNC_STAT 0xFFFFFFFB |
295 | #define C_000044_CRTC_VSYNC_STAT 0xFFFFFFFB |
166 | #define S_000044_CRTC_VSYNC_STAT_AK(x) (((x) & 0x1) << 2) |
296 | #define S_000044_CRTC_VSYNC_STAT_AK(x) (((x) & 0x1) << 2) |
167 | #define G_000044_CRTC_VSYNC_STAT_AK(x) (((x) >> 2) & 0x1) |
297 | #define G_000044_CRTC_VSYNC_STAT_AK(x) (((x) >> 2) & 0x1) |
168 | #define C_000044_CRTC_VSYNC_STAT_AK 0xFFFFFFFB |
298 | #define C_000044_CRTC_VSYNC_STAT_AK 0xFFFFFFFB |
169 | #define S_000044_SNAPSHOT_STAT(x) (((x) & 0x1) << 3) |
299 | #define S_000044_SNAPSHOT_STAT(x) (((x) & 0x1) << 3) |
170 | #define G_000044_SNAPSHOT_STAT(x) (((x) >> 3) & 0x1) |
300 | #define G_000044_SNAPSHOT_STAT(x) (((x) >> 3) & 0x1) |
171 | #define C_000044_SNAPSHOT_STAT 0xFFFFFFF7 |
301 | #define C_000044_SNAPSHOT_STAT 0xFFFFFFF7 |
172 | #define S_000044_SNAPSHOT_STAT_AK(x) (((x) & 0x1) << 3) |
302 | #define S_000044_SNAPSHOT_STAT_AK(x) (((x) & 0x1) << 3) |
173 | #define G_000044_SNAPSHOT_STAT_AK(x) (((x) >> 3) & 0x1) |
303 | #define G_000044_SNAPSHOT_STAT_AK(x) (((x) >> 3) & 0x1) |
174 | #define C_000044_SNAPSHOT_STAT_AK 0xFFFFFFF7 |
304 | #define C_000044_SNAPSHOT_STAT_AK 0xFFFFFFF7 |
175 | #define S_000044_FP_DETECT_STAT(x) (((x) & 0x1) << 4) |
305 | #define S_000044_FP_DETECT_STAT(x) (((x) & 0x1) << 4) |
176 | #define G_000044_FP_DETECT_STAT(x) (((x) >> 4) & 0x1) |
306 | #define G_000044_FP_DETECT_STAT(x) (((x) >> 4) & 0x1) |
177 | #define C_000044_FP_DETECT_STAT 0xFFFFFFEF |
307 | #define C_000044_FP_DETECT_STAT 0xFFFFFFEF |
178 | #define S_000044_FP_DETECT_STAT_AK(x) (((x) & 0x1) << 4) |
308 | #define S_000044_FP_DETECT_STAT_AK(x) (((x) & 0x1) << 4) |
179 | #define G_000044_FP_DETECT_STAT_AK(x) (((x) >> 4) & 0x1) |
309 | #define G_000044_FP_DETECT_STAT_AK(x) (((x) >> 4) & 0x1) |
180 | #define C_000044_FP_DETECT_STAT_AK 0xFFFFFFEF |
310 | #define C_000044_FP_DETECT_STAT_AK 0xFFFFFFEF |
181 | #define S_000044_CRTC2_VLINE_STAT(x) (((x) & 0x1) << 5) |
311 | #define S_000044_CRTC2_VLINE_STAT(x) (((x) & 0x1) << 5) |
182 | #define G_000044_CRTC2_VLINE_STAT(x) (((x) >> 5) & 0x1) |
312 | #define G_000044_CRTC2_VLINE_STAT(x) (((x) >> 5) & 0x1) |
183 | #define C_000044_CRTC2_VLINE_STAT 0xFFFFFFDF |
313 | #define C_000044_CRTC2_VLINE_STAT 0xFFFFFFDF |
184 | #define S_000044_CRTC2_VLINE_STAT_AK(x) (((x) & 0x1) << 5) |
314 | #define S_000044_CRTC2_VLINE_STAT_AK(x) (((x) & 0x1) << 5) |
185 | #define G_000044_CRTC2_VLINE_STAT_AK(x) (((x) >> 5) & 0x1) |
315 | #define G_000044_CRTC2_VLINE_STAT_AK(x) (((x) >> 5) & 0x1) |
186 | #define C_000044_CRTC2_VLINE_STAT_AK 0xFFFFFFDF |
316 | #define C_000044_CRTC2_VLINE_STAT_AK 0xFFFFFFDF |
187 | #define S_000044_CRTC2_VSYNC_STAT(x) (((x) & 0x1) << 6) |
317 | #define S_000044_CRTC2_VSYNC_STAT(x) (((x) & 0x1) << 6) |
188 | #define G_000044_CRTC2_VSYNC_STAT(x) (((x) >> 6) & 0x1) |
318 | #define G_000044_CRTC2_VSYNC_STAT(x) (((x) >> 6) & 0x1) |
189 | #define C_000044_CRTC2_VSYNC_STAT 0xFFFFFFBF |
319 | #define C_000044_CRTC2_VSYNC_STAT 0xFFFFFFBF |
190 | #define S_000044_CRTC2_VSYNC_STAT_AK(x) (((x) & 0x1) << 6) |
320 | #define S_000044_CRTC2_VSYNC_STAT_AK(x) (((x) & 0x1) << 6) |
191 | #define G_000044_CRTC2_VSYNC_STAT_AK(x) (((x) >> 6) & 0x1) |
321 | #define G_000044_CRTC2_VSYNC_STAT_AK(x) (((x) >> 6) & 0x1) |
192 | #define C_000044_CRTC2_VSYNC_STAT_AK 0xFFFFFFBF |
322 | #define C_000044_CRTC2_VSYNC_STAT_AK 0xFFFFFFBF |
193 | #define S_000044_SNAPSHOT2_STAT(x) (((x) & 0x1) << 7) |
323 | #define S_000044_SNAPSHOT2_STAT(x) (((x) & 0x1) << 7) |
194 | #define G_000044_SNAPSHOT2_STAT(x) (((x) >> 7) & 0x1) |
324 | #define G_000044_SNAPSHOT2_STAT(x) (((x) >> 7) & 0x1) |
195 | #define C_000044_SNAPSHOT2_STAT 0xFFFFFF7F |
325 | #define C_000044_SNAPSHOT2_STAT 0xFFFFFF7F |
196 | #define S_000044_SNAPSHOT2_STAT_AK(x) (((x) & 0x1) << 7) |
326 | #define S_000044_SNAPSHOT2_STAT_AK(x) (((x) & 0x1) << 7) |
197 | #define G_000044_SNAPSHOT2_STAT_AK(x) (((x) >> 7) & 0x1) |
327 | #define G_000044_SNAPSHOT2_STAT_AK(x) (((x) >> 7) & 0x1) |
198 | #define C_000044_SNAPSHOT2_STAT_AK 0xFFFFFF7F |
328 | #define C_000044_SNAPSHOT2_STAT_AK 0xFFFFFF7F |
199 | #define S_000044_CAP0_INT_ACTIVE(x) (((x) & 0x1) << 8) |
329 | #define S_000044_CAP0_INT_ACTIVE(x) (((x) & 0x1) << 8) |
200 | #define G_000044_CAP0_INT_ACTIVE(x) (((x) >> 8) & 0x1) |
330 | #define G_000044_CAP0_INT_ACTIVE(x) (((x) >> 8) & 0x1) |
201 | #define C_000044_CAP0_INT_ACTIVE 0xFFFFFEFF |
331 | #define C_000044_CAP0_INT_ACTIVE 0xFFFFFEFF |
202 | #define S_000044_CRTC2_VBLANK_STAT(x) (((x) & 0x1) << 9) |
332 | #define S_000044_CRTC2_VBLANK_STAT(x) (((x) & 0x1) << 9) |
203 | #define G_000044_CRTC2_VBLANK_STAT(x) (((x) >> 9) & 0x1) |
333 | #define G_000044_CRTC2_VBLANK_STAT(x) (((x) >> 9) & 0x1) |
204 | #define C_000044_CRTC2_VBLANK_STAT 0xFFFFFDFF |
334 | #define C_000044_CRTC2_VBLANK_STAT 0xFFFFFDFF |
205 | #define S_000044_CRTC2_VBLANK_STAT_AK(x) (((x) & 0x1) << 9) |
335 | #define S_000044_CRTC2_VBLANK_STAT_AK(x) (((x) & 0x1) << 9) |
206 | #define G_000044_CRTC2_VBLANK_STAT_AK(x) (((x) >> 9) & 0x1) |
336 | #define G_000044_CRTC2_VBLANK_STAT_AK(x) (((x) >> 9) & 0x1) |
207 | #define C_000044_CRTC2_VBLANK_STAT_AK 0xFFFFFDFF |
337 | #define C_000044_CRTC2_VBLANK_STAT_AK 0xFFFFFDFF |
208 | #define S_000044_FP2_DETECT_STAT(x) (((x) & 0x1) << 10) |
338 | #define S_000044_FP2_DETECT_STAT(x) (((x) & 0x1) << 10) |
209 | #define G_000044_FP2_DETECT_STAT(x) (((x) >> 10) & 0x1) |
339 | #define G_000044_FP2_DETECT_STAT(x) (((x) >> 10) & 0x1) |
210 | #define C_000044_FP2_DETECT_STAT 0xFFFFFBFF |
340 | #define C_000044_FP2_DETECT_STAT 0xFFFFFBFF |
211 | #define S_000044_FP2_DETECT_STAT_AK(x) (((x) & 0x1) << 10) |
341 | #define S_000044_FP2_DETECT_STAT_AK(x) (((x) & 0x1) << 10) |
212 | #define G_000044_FP2_DETECT_STAT_AK(x) (((x) >> 10) & 0x1) |
342 | #define G_000044_FP2_DETECT_STAT_AK(x) (((x) >> 10) & 0x1) |
213 | #define C_000044_FP2_DETECT_STAT_AK 0xFFFFFBFF |
343 | #define C_000044_FP2_DETECT_STAT_AK 0xFFFFFBFF |
214 | #define S_000044_VSYNC_DIFF_OVER_LIMIT_STAT(x) (((x) & 0x1) << 11) |
344 | #define S_000044_VSYNC_DIFF_OVER_LIMIT_STAT(x) (((x) & 0x1) << 11) |
215 | #define G_000044_VSYNC_DIFF_OVER_LIMIT_STAT(x) (((x) >> 11) & 0x1) |
345 | #define G_000044_VSYNC_DIFF_OVER_LIMIT_STAT(x) (((x) >> 11) & 0x1) |
216 | #define C_000044_VSYNC_DIFF_OVER_LIMIT_STAT 0xFFFFF7FF |
346 | #define C_000044_VSYNC_DIFF_OVER_LIMIT_STAT 0xFFFFF7FF |
217 | #define S_000044_VSYNC_DIFF_OVER_LIMIT_STAT_AK(x) (((x) & 0x1) << 11) |
347 | #define S_000044_VSYNC_DIFF_OVER_LIMIT_STAT_AK(x) (((x) & 0x1) << 11) |
218 | #define G_000044_VSYNC_DIFF_OVER_LIMIT_STAT_AK(x) (((x) >> 11) & 0x1) |
348 | #define G_000044_VSYNC_DIFF_OVER_LIMIT_STAT_AK(x) (((x) >> 11) & 0x1) |
219 | #define C_000044_VSYNC_DIFF_OVER_LIMIT_STAT_AK 0xFFFFF7FF |
349 | #define C_000044_VSYNC_DIFF_OVER_LIMIT_STAT_AK 0xFFFFF7FF |
220 | #define S_000044_DMA_VIPH0_INT(x) (((x) & 0x1) << 12) |
350 | #define S_000044_DMA_VIPH0_INT(x) (((x) & 0x1) << 12) |
221 | #define G_000044_DMA_VIPH0_INT(x) (((x) >> 12) & 0x1) |
351 | #define G_000044_DMA_VIPH0_INT(x) (((x) >> 12) & 0x1) |
222 | #define C_000044_DMA_VIPH0_INT 0xFFFFEFFF |
352 | #define C_000044_DMA_VIPH0_INT 0xFFFFEFFF |
223 | #define S_000044_DMA_VIPH0_INT_AK(x) (((x) & 0x1) << 12) |
353 | #define S_000044_DMA_VIPH0_INT_AK(x) (((x) & 0x1) << 12) |
224 | #define G_000044_DMA_VIPH0_INT_AK(x) (((x) >> 12) & 0x1) |
354 | #define G_000044_DMA_VIPH0_INT_AK(x) (((x) >> 12) & 0x1) |
225 | #define C_000044_DMA_VIPH0_INT_AK 0xFFFFEFFF |
355 | #define C_000044_DMA_VIPH0_INT_AK 0xFFFFEFFF |
226 | #define S_000044_DMA_VIPH1_INT(x) (((x) & 0x1) << 13) |
356 | #define S_000044_DMA_VIPH1_INT(x) (((x) & 0x1) << 13) |
227 | #define G_000044_DMA_VIPH1_INT(x) (((x) >> 13) & 0x1) |
357 | #define G_000044_DMA_VIPH1_INT(x) (((x) >> 13) & 0x1) |
228 | #define C_000044_DMA_VIPH1_INT 0xFFFFDFFF |
358 | #define C_000044_DMA_VIPH1_INT 0xFFFFDFFF |
229 | #define S_000044_DMA_VIPH1_INT_AK(x) (((x) & 0x1) << 13) |
359 | #define S_000044_DMA_VIPH1_INT_AK(x) (((x) & 0x1) << 13) |
230 | #define G_000044_DMA_VIPH1_INT_AK(x) (((x) >> 13) & 0x1) |
360 | #define G_000044_DMA_VIPH1_INT_AK(x) (((x) >> 13) & 0x1) |
231 | #define C_000044_DMA_VIPH1_INT_AK 0xFFFFDFFF |
361 | #define C_000044_DMA_VIPH1_INT_AK 0xFFFFDFFF |
232 | #define S_000044_DMA_VIPH2_INT(x) (((x) & 0x1) << 14) |
362 | #define S_000044_DMA_VIPH2_INT(x) (((x) & 0x1) << 14) |
233 | #define G_000044_DMA_VIPH2_INT(x) (((x) >> 14) & 0x1) |
363 | #define G_000044_DMA_VIPH2_INT(x) (((x) >> 14) & 0x1) |
234 | #define C_000044_DMA_VIPH2_INT 0xFFFFBFFF |
364 | #define C_000044_DMA_VIPH2_INT 0xFFFFBFFF |
235 | #define S_000044_DMA_VIPH2_INT_AK(x) (((x) & 0x1) << 14) |
365 | #define S_000044_DMA_VIPH2_INT_AK(x) (((x) & 0x1) << 14) |
236 | #define G_000044_DMA_VIPH2_INT_AK(x) (((x) >> 14) & 0x1) |
366 | #define G_000044_DMA_VIPH2_INT_AK(x) (((x) >> 14) & 0x1) |
237 | #define C_000044_DMA_VIPH2_INT_AK 0xFFFFBFFF |
367 | #define C_000044_DMA_VIPH2_INT_AK 0xFFFFBFFF |
238 | #define S_000044_DMA_VIPH3_INT(x) (((x) & 0x1) << 15) |
368 | #define S_000044_DMA_VIPH3_INT(x) (((x) & 0x1) << 15) |
239 | #define G_000044_DMA_VIPH3_INT(x) (((x) >> 15) & 0x1) |
369 | #define G_000044_DMA_VIPH3_INT(x) (((x) >> 15) & 0x1) |
240 | #define C_000044_DMA_VIPH3_INT 0xFFFF7FFF |
370 | #define C_000044_DMA_VIPH3_INT 0xFFFF7FFF |
241 | #define S_000044_DMA_VIPH3_INT_AK(x) (((x) & 0x1) << 15) |
371 | #define S_000044_DMA_VIPH3_INT_AK(x) (((x) & 0x1) << 15) |
242 | #define G_000044_DMA_VIPH3_INT_AK(x) (((x) >> 15) & 0x1) |
372 | #define G_000044_DMA_VIPH3_INT_AK(x) (((x) >> 15) & 0x1) |
243 | #define C_000044_DMA_VIPH3_INT_AK 0xFFFF7FFF |
373 | #define C_000044_DMA_VIPH3_INT_AK 0xFFFF7FFF |
244 | #define S_000044_I2C_INT(x) (((x) & 0x1) << 17) |
374 | #define S_000044_I2C_INT(x) (((x) & 0x1) << 17) |
245 | #define G_000044_I2C_INT(x) (((x) >> 17) & 0x1) |
375 | #define G_000044_I2C_INT(x) (((x) >> 17) & 0x1) |
246 | #define C_000044_I2C_INT 0xFFFDFFFF |
376 | #define C_000044_I2C_INT 0xFFFDFFFF |
247 | #define S_000044_I2C_INT_AK(x) (((x) & 0x1) << 17) |
377 | #define S_000044_I2C_INT_AK(x) (((x) & 0x1) << 17) |
248 | #define G_000044_I2C_INT_AK(x) (((x) >> 17) & 0x1) |
378 | #define G_000044_I2C_INT_AK(x) (((x) >> 17) & 0x1) |
249 | #define C_000044_I2C_INT_AK 0xFFFDFFFF |
379 | #define C_000044_I2C_INT_AK 0xFFFDFFFF |
250 | #define S_000044_GUI_IDLE_STAT(x) (((x) & 0x1) << 19) |
380 | #define S_000044_GUI_IDLE_STAT(x) (((x) & 0x1) << 19) |
251 | #define G_000044_GUI_IDLE_STAT(x) (((x) >> 19) & 0x1) |
381 | #define G_000044_GUI_IDLE_STAT(x) (((x) >> 19) & 0x1) |
252 | #define C_000044_GUI_IDLE_STAT 0xFFF7FFFF |
382 | #define C_000044_GUI_IDLE_STAT 0xFFF7FFFF |
253 | #define S_000044_GUI_IDLE_STAT_AK(x) (((x) & 0x1) << 19) |
383 | #define S_000044_GUI_IDLE_STAT_AK(x) (((x) & 0x1) << 19) |
254 | #define G_000044_GUI_IDLE_STAT_AK(x) (((x) >> 19) & 0x1) |
384 | #define G_000044_GUI_IDLE_STAT_AK(x) (((x) >> 19) & 0x1) |
255 | #define C_000044_GUI_IDLE_STAT_AK 0xFFF7FFFF |
385 | #define C_000044_GUI_IDLE_STAT_AK 0xFFF7FFFF |
256 | #define S_000044_VIPH_INT(x) (((x) & 0x1) << 24) |
386 | #define S_000044_VIPH_INT(x) (((x) & 0x1) << 24) |
257 | #define G_000044_VIPH_INT(x) (((x) >> 24) & 0x1) |
387 | #define G_000044_VIPH_INT(x) (((x) >> 24) & 0x1) |
258 | #define C_000044_VIPH_INT 0xFEFFFFFF |
388 | #define C_000044_VIPH_INT 0xFEFFFFFF |
259 | #define S_000044_SW_INT(x) (((x) & 0x1) << 25) |
389 | #define S_000044_SW_INT(x) (((x) & 0x1) << 25) |
260 | #define G_000044_SW_INT(x) (((x) >> 25) & 0x1) |
390 | #define G_000044_SW_INT(x) (((x) >> 25) & 0x1) |
261 | #define C_000044_SW_INT 0xFDFFFFFF |
391 | #define C_000044_SW_INT 0xFDFFFFFF |
262 | #define S_000044_SW_INT_AK(x) (((x) & 0x1) << 25) |
392 | #define S_000044_SW_INT_AK(x) (((x) & 0x1) << 25) |
263 | #define G_000044_SW_INT_AK(x) (((x) >> 25) & 0x1) |
393 | #define G_000044_SW_INT_AK(x) (((x) >> 25) & 0x1) |
264 | #define C_000044_SW_INT_AK 0xFDFFFFFF |
394 | #define C_000044_SW_INT_AK 0xFDFFFFFF |
265 | #define S_000044_SW_INT_SET(x) (((x) & 0x1) << 26) |
395 | #define S_000044_SW_INT_SET(x) (((x) & 0x1) << 26) |
266 | #define G_000044_SW_INT_SET(x) (((x) >> 26) & 0x1) |
396 | #define G_000044_SW_INT_SET(x) (((x) >> 26) & 0x1) |
267 | #define C_000044_SW_INT_SET 0xFBFFFFFF |
397 | #define C_000044_SW_INT_SET 0xFBFFFFFF |
268 | #define S_000044_GEYSERVILLE_STAT(x) (((x) & 0x1) << 27) |
398 | #define S_000044_GEYSERVILLE_STAT(x) (((x) & 0x1) << 27) |
269 | #define G_000044_GEYSERVILLE_STAT(x) (((x) >> 27) & 0x1) |
399 | #define G_000044_GEYSERVILLE_STAT(x) (((x) >> 27) & 0x1) |
270 | #define C_000044_GEYSERVILLE_STAT 0xF7FFFFFF |
400 | #define C_000044_GEYSERVILLE_STAT 0xF7FFFFFF |
271 | #define S_000044_GEYSERVILLE_STAT_AK(x) (((x) & 0x1) << 27) |
401 | #define S_000044_GEYSERVILLE_STAT_AK(x) (((x) & 0x1) << 27) |
272 | #define G_000044_GEYSERVILLE_STAT_AK(x) (((x) >> 27) & 0x1) |
402 | #define G_000044_GEYSERVILLE_STAT_AK(x) (((x) >> 27) & 0x1) |
273 | #define C_000044_GEYSERVILLE_STAT_AK 0xF7FFFFFF |
403 | #define C_000044_GEYSERVILLE_STAT_AK 0xF7FFFFFF |
274 | #define S_000044_HDCP_AUTHORIZED_INT_STAT(x) (((x) & 0x1) << 28) |
404 | #define S_000044_HDCP_AUTHORIZED_INT_STAT(x) (((x) & 0x1) << 28) |
275 | #define G_000044_HDCP_AUTHORIZED_INT_STAT(x) (((x) >> 28) & 0x1) |
405 | #define G_000044_HDCP_AUTHORIZED_INT_STAT(x) (((x) >> 28) & 0x1) |
276 | #define C_000044_HDCP_AUTHORIZED_INT_STAT 0xEFFFFFFF |
406 | #define C_000044_HDCP_AUTHORIZED_INT_STAT 0xEFFFFFFF |
277 | #define S_000044_HDCP_AUTHORIZED_INT_AK(x) (((x) & 0x1) << 28) |
407 | #define S_000044_HDCP_AUTHORIZED_INT_AK(x) (((x) & 0x1) << 28) |
278 | #define G_000044_HDCP_AUTHORIZED_INT_AK(x) (((x) >> 28) & 0x1) |
408 | #define G_000044_HDCP_AUTHORIZED_INT_AK(x) (((x) >> 28) & 0x1) |
279 | #define C_000044_HDCP_AUTHORIZED_INT_AK 0xEFFFFFFF |
409 | #define C_000044_HDCP_AUTHORIZED_INT_AK 0xEFFFFFFF |
280 | #define S_000044_DVI_I2C_INT_STAT(x) (((x) & 0x1) << 29) |
410 | #define S_000044_DVI_I2C_INT_STAT(x) (((x) & 0x1) << 29) |
281 | #define G_000044_DVI_I2C_INT_STAT(x) (((x) >> 29) & 0x1) |
411 | #define G_000044_DVI_I2C_INT_STAT(x) (((x) >> 29) & 0x1) |
282 | #define C_000044_DVI_I2C_INT_STAT 0xDFFFFFFF |
412 | #define C_000044_DVI_I2C_INT_STAT 0xDFFFFFFF |
283 | #define S_000044_DVI_I2C_INT_AK(x) (((x) & 0x1) << 29) |
413 | #define S_000044_DVI_I2C_INT_AK(x) (((x) & 0x1) << 29) |
284 | #define G_000044_DVI_I2C_INT_AK(x) (((x) >> 29) & 0x1) |
414 | #define G_000044_DVI_I2C_INT_AK(x) (((x) >> 29) & 0x1) |
285 | #define C_000044_DVI_I2C_INT_AK 0xDFFFFFFF |
415 | #define C_000044_DVI_I2C_INT_AK 0xDFFFFFFF |
286 | #define S_000044_GUIDMA_STAT(x) (((x) & 0x1) << 30) |
416 | #define S_000044_GUIDMA_STAT(x) (((x) & 0x1) << 30) |
287 | #define G_000044_GUIDMA_STAT(x) (((x) >> 30) & 0x1) |
417 | #define G_000044_GUIDMA_STAT(x) (((x) >> 30) & 0x1) |
288 | #define C_000044_GUIDMA_STAT 0xBFFFFFFF |
418 | #define C_000044_GUIDMA_STAT 0xBFFFFFFF |
289 | #define S_000044_GUIDMA_AK(x) (((x) & 0x1) << 30) |
419 | #define S_000044_GUIDMA_AK(x) (((x) & 0x1) << 30) |
290 | #define G_000044_GUIDMA_AK(x) (((x) >> 30) & 0x1) |
420 | #define G_000044_GUIDMA_AK(x) (((x) >> 30) & 0x1) |
291 | #define C_000044_GUIDMA_AK 0xBFFFFFFF |
421 | #define C_000044_GUIDMA_AK 0xBFFFFFFF |
292 | #define S_000044_VIDDMA_STAT(x) (((x) & 0x1) << 31) |
422 | #define S_000044_VIDDMA_STAT(x) (((x) & 0x1) << 31) |
293 | #define G_000044_VIDDMA_STAT(x) (((x) >> 31) & 0x1) |
423 | #define G_000044_VIDDMA_STAT(x) (((x) >> 31) & 0x1) |
294 | #define C_000044_VIDDMA_STAT 0x7FFFFFFF |
424 | #define C_000044_VIDDMA_STAT 0x7FFFFFFF |
295 | #define S_000044_VIDDMA_AK(x) (((x) & 0x1) << 31) |
425 | #define S_000044_VIDDMA_AK(x) (((x) & 0x1) << 31) |
296 | #define G_000044_VIDDMA_AK(x) (((x) >> 31) & 0x1) |
426 | #define G_000044_VIDDMA_AK(x) (((x) >> 31) & 0x1) |
297 | #define C_000044_VIDDMA_AK 0x7FFFFFFF |
427 | #define C_000044_VIDDMA_AK 0x7FFFFFFF |
298 | #define R_000050_CRTC_GEN_CNTL 0x000050 |
428 | #define R_000050_CRTC_GEN_CNTL 0x000050 |
299 | #define S_000050_CRTC_DBL_SCAN_EN(x) (((x) & 0x1) << 0) |
429 | #define S_000050_CRTC_DBL_SCAN_EN(x) (((x) & 0x1) << 0) |
300 | #define G_000050_CRTC_DBL_SCAN_EN(x) (((x) >> 0) & 0x1) |
430 | #define G_000050_CRTC_DBL_SCAN_EN(x) (((x) >> 0) & 0x1) |
301 | #define C_000050_CRTC_DBL_SCAN_EN 0xFFFFFFFE |
431 | #define C_000050_CRTC_DBL_SCAN_EN 0xFFFFFFFE |
302 | #define S_000050_CRTC_INTERLACE_EN(x) (((x) & 0x1) << 1) |
432 | #define S_000050_CRTC_INTERLACE_EN(x) (((x) & 0x1) << 1) |
303 | #define G_000050_CRTC_INTERLACE_EN(x) (((x) >> 1) & 0x1) |
433 | #define G_000050_CRTC_INTERLACE_EN(x) (((x) >> 1) & 0x1) |
304 | #define C_000050_CRTC_INTERLACE_EN 0xFFFFFFFD |
434 | #define C_000050_CRTC_INTERLACE_EN 0xFFFFFFFD |
305 | #define S_000050_CRTC_C_SYNC_EN(x) (((x) & 0x1) << 4) |
435 | #define S_000050_CRTC_C_SYNC_EN(x) (((x) & 0x1) << 4) |
306 | #define G_000050_CRTC_C_SYNC_EN(x) (((x) >> 4) & 0x1) |
436 | #define G_000050_CRTC_C_SYNC_EN(x) (((x) >> 4) & 0x1) |
307 | #define C_000050_CRTC_C_SYNC_EN 0xFFFFFFEF |
437 | #define C_000050_CRTC_C_SYNC_EN 0xFFFFFFEF |
308 | #define S_000050_CRTC_PIX_WIDTH(x) (((x) & 0xF) << 8) |
438 | #define S_000050_CRTC_PIX_WIDTH(x) (((x) & 0xF) << 8) |
309 | #define G_000050_CRTC_PIX_WIDTH(x) (((x) >> 8) & 0xF) |
439 | #define G_000050_CRTC_PIX_WIDTH(x) (((x) >> 8) & 0xF) |
310 | #define C_000050_CRTC_PIX_WIDTH 0xFFFFF0FF |
440 | #define C_000050_CRTC_PIX_WIDTH 0xFFFFF0FF |
311 | #define S_000050_CRTC_ICON_EN(x) (((x) & 0x1) << 15) |
441 | #define S_000050_CRTC_ICON_EN(x) (((x) & 0x1) << 15) |
312 | #define G_000050_CRTC_ICON_EN(x) (((x) >> 15) & 0x1) |
442 | #define G_000050_CRTC_ICON_EN(x) (((x) >> 15) & 0x1) |
313 | #define C_000050_CRTC_ICON_EN 0xFFFF7FFF |
443 | #define C_000050_CRTC_ICON_EN 0xFFFF7FFF |
314 | #define S_000050_CRTC_CUR_EN(x) (((x) & 0x1) << 16) |
444 | #define S_000050_CRTC_CUR_EN(x) (((x) & 0x1) << 16) |
315 | #define G_000050_CRTC_CUR_EN(x) (((x) >> 16) & 0x1) |
445 | #define G_000050_CRTC_CUR_EN(x) (((x) >> 16) & 0x1) |
316 | #define C_000050_CRTC_CUR_EN 0xFFFEFFFF |
446 | #define C_000050_CRTC_CUR_EN 0xFFFEFFFF |
317 | #define S_000050_CRTC_VSTAT_MODE(x) (((x) & 0x3) << 17) |
447 | #define S_000050_CRTC_VSTAT_MODE(x) (((x) & 0x3) << 17) |
318 | #define G_000050_CRTC_VSTAT_MODE(x) (((x) >> 17) & 0x3) |
448 | #define G_000050_CRTC_VSTAT_MODE(x) (((x) >> 17) & 0x3) |
319 | #define C_000050_CRTC_VSTAT_MODE 0xFFF9FFFF |
449 | #define C_000050_CRTC_VSTAT_MODE 0xFFF9FFFF |
320 | #define S_000050_CRTC_CUR_MODE(x) (((x) & 0x7) << 20) |
450 | #define S_000050_CRTC_CUR_MODE(x) (((x) & 0x7) << 20) |
321 | #define G_000050_CRTC_CUR_MODE(x) (((x) >> 20) & 0x7) |
451 | #define G_000050_CRTC_CUR_MODE(x) (((x) >> 20) & 0x7) |
322 | #define C_000050_CRTC_CUR_MODE 0xFF8FFFFF |
452 | #define C_000050_CRTC_CUR_MODE 0xFF8FFFFF |
323 | #define S_000050_CRTC_EXT_DISP_EN(x) (((x) & 0x1) << 24) |
453 | #define S_000050_CRTC_EXT_DISP_EN(x) (((x) & 0x1) << 24) |
324 | #define G_000050_CRTC_EXT_DISP_EN(x) (((x) >> 24) & 0x1) |
454 | #define G_000050_CRTC_EXT_DISP_EN(x) (((x) >> 24) & 0x1) |
325 | #define C_000050_CRTC_EXT_DISP_EN 0xFEFFFFFF |
455 | #define C_000050_CRTC_EXT_DISP_EN 0xFEFFFFFF |
326 | #define S_000050_CRTC_EN(x) (((x) & 0x1) << 25) |
456 | #define S_000050_CRTC_EN(x) (((x) & 0x1) << 25) |
327 | #define G_000050_CRTC_EN(x) (((x) >> 25) & 0x1) |
457 | #define G_000050_CRTC_EN(x) (((x) >> 25) & 0x1) |
328 | #define C_000050_CRTC_EN 0xFDFFFFFF |
458 | #define C_000050_CRTC_EN 0xFDFFFFFF |
329 | #define S_000050_CRTC_DISP_REQ_EN_B(x) (((x) & 0x1) << 26) |
459 | #define S_000050_CRTC_DISP_REQ_EN_B(x) (((x) & 0x1) << 26) |
330 | #define G_000050_CRTC_DISP_REQ_EN_B(x) (((x) >> 26) & 0x1) |
460 | #define G_000050_CRTC_DISP_REQ_EN_B(x) (((x) >> 26) & 0x1) |
331 | #define C_000050_CRTC_DISP_REQ_EN_B 0xFBFFFFFF |
461 | #define C_000050_CRTC_DISP_REQ_EN_B 0xFBFFFFFF |
332 | #define R_000054_CRTC_EXT_CNTL 0x000054 |
462 | #define R_000054_CRTC_EXT_CNTL 0x000054 |
333 | #define S_000054_CRTC_VGA_XOVERSCAN(x) (((x) & 0x1) << 0) |
463 | #define S_000054_CRTC_VGA_XOVERSCAN(x) (((x) & 0x1) << 0) |
334 | #define G_000054_CRTC_VGA_XOVERSCAN(x) (((x) >> 0) & 0x1) |
464 | #define G_000054_CRTC_VGA_XOVERSCAN(x) (((x) >> 0) & 0x1) |
335 | #define C_000054_CRTC_VGA_XOVERSCAN 0xFFFFFFFE |
465 | #define C_000054_CRTC_VGA_XOVERSCAN 0xFFFFFFFE |
336 | #define S_000054_VGA_BLINK_RATE(x) (((x) & 0x3) << 1) |
466 | #define S_000054_VGA_BLINK_RATE(x) (((x) & 0x3) << 1) |
337 | #define G_000054_VGA_BLINK_RATE(x) (((x) >> 1) & 0x3) |
467 | #define G_000054_VGA_BLINK_RATE(x) (((x) >> 1) & 0x3) |
338 | #define C_000054_VGA_BLINK_RATE 0xFFFFFFF9 |
468 | #define C_000054_VGA_BLINK_RATE 0xFFFFFFF9 |
339 | #define S_000054_VGA_ATI_LINEAR(x) (((x) & 0x1) << 3) |
469 | #define S_000054_VGA_ATI_LINEAR(x) (((x) & 0x1) << 3) |
340 | #define G_000054_VGA_ATI_LINEAR(x) (((x) >> 3) & 0x1) |
470 | #define G_000054_VGA_ATI_LINEAR(x) (((x) >> 3) & 0x1) |
341 | #define C_000054_VGA_ATI_LINEAR 0xFFFFFFF7 |
471 | #define C_000054_VGA_ATI_LINEAR 0xFFFFFFF7 |
342 | #define S_000054_VGA_128KAP_PAGING(x) (((x) & 0x1) << 4) |
472 | #define S_000054_VGA_128KAP_PAGING(x) (((x) & 0x1) << 4) |
343 | #define G_000054_VGA_128KAP_PAGING(x) (((x) >> 4) & 0x1) |
473 | #define G_000054_VGA_128KAP_PAGING(x) (((x) >> 4) & 0x1) |
344 | #define C_000054_VGA_128KAP_PAGING 0xFFFFFFEF |
474 | #define C_000054_VGA_128KAP_PAGING 0xFFFFFFEF |
345 | #define S_000054_VGA_TEXT_132(x) (((x) & 0x1) << 5) |
475 | #define S_000054_VGA_TEXT_132(x) (((x) & 0x1) << 5) |
346 | #define G_000054_VGA_TEXT_132(x) (((x) >> 5) & 0x1) |
476 | #define G_000054_VGA_TEXT_132(x) (((x) >> 5) & 0x1) |
347 | #define C_000054_VGA_TEXT_132 0xFFFFFFDF |
477 | #define C_000054_VGA_TEXT_132 0xFFFFFFDF |
348 | #define S_000054_VGA_XCRT_CNT_EN(x) (((x) & 0x1) << 6) |
478 | #define S_000054_VGA_XCRT_CNT_EN(x) (((x) & 0x1) << 6) |
349 | #define G_000054_VGA_XCRT_CNT_EN(x) (((x) >> 6) & 0x1) |
479 | #define G_000054_VGA_XCRT_CNT_EN(x) (((x) >> 6) & 0x1) |
350 | #define C_000054_VGA_XCRT_CNT_EN 0xFFFFFFBF |
480 | #define C_000054_VGA_XCRT_CNT_EN 0xFFFFFFBF |
351 | #define S_000054_CRTC_HSYNC_DIS(x) (((x) & 0x1) << 8) |
481 | #define S_000054_CRTC_HSYNC_DIS(x) (((x) & 0x1) << 8) |
352 | #define G_000054_CRTC_HSYNC_DIS(x) (((x) >> 8) & 0x1) |
482 | #define G_000054_CRTC_HSYNC_DIS(x) (((x) >> 8) & 0x1) |
353 | #define C_000054_CRTC_HSYNC_DIS 0xFFFFFEFF |
483 | #define C_000054_CRTC_HSYNC_DIS 0xFFFFFEFF |
354 | #define S_000054_CRTC_VSYNC_DIS(x) (((x) & 0x1) << 9) |
484 | #define S_000054_CRTC_VSYNC_DIS(x) (((x) & 0x1) << 9) |
355 | #define G_000054_CRTC_VSYNC_DIS(x) (((x) >> 9) & 0x1) |
485 | #define G_000054_CRTC_VSYNC_DIS(x) (((x) >> 9) & 0x1) |
356 | #define C_000054_CRTC_VSYNC_DIS 0xFFFFFDFF |
486 | #define C_000054_CRTC_VSYNC_DIS 0xFFFFFDFF |
357 | #define S_000054_CRTC_DISPLAY_DIS(x) (((x) & 0x1) << 10) |
487 | #define S_000054_CRTC_DISPLAY_DIS(x) (((x) & 0x1) << 10) |
358 | #define G_000054_CRTC_DISPLAY_DIS(x) (((x) >> 10) & 0x1) |
488 | #define G_000054_CRTC_DISPLAY_DIS(x) (((x) >> 10) & 0x1) |
359 | #define C_000054_CRTC_DISPLAY_DIS 0xFFFFFBFF |
489 | #define C_000054_CRTC_DISPLAY_DIS 0xFFFFFBFF |
360 | #define S_000054_CRTC_SYNC_TRISTATE(x) (((x) & 0x1) << 11) |
490 | #define S_000054_CRTC_SYNC_TRISTATE(x) (((x) & 0x1) << 11) |
361 | #define G_000054_CRTC_SYNC_TRISTATE(x) (((x) >> 11) & 0x1) |
491 | #define G_000054_CRTC_SYNC_TRISTATE(x) (((x) >> 11) & 0x1) |
362 | #define C_000054_CRTC_SYNC_TRISTATE 0xFFFFF7FF |
492 | #define C_000054_CRTC_SYNC_TRISTATE 0xFFFFF7FF |
363 | #define S_000054_CRTC_HSYNC_TRISTATE(x) (((x) & 0x1) << 12) |
493 | #define S_000054_CRTC_HSYNC_TRISTATE(x) (((x) & 0x1) << 12) |
364 | #define G_000054_CRTC_HSYNC_TRISTATE(x) (((x) >> 12) & 0x1) |
494 | #define G_000054_CRTC_HSYNC_TRISTATE(x) (((x) >> 12) & 0x1) |
365 | #define C_000054_CRTC_HSYNC_TRISTATE 0xFFFFEFFF |
495 | #define C_000054_CRTC_HSYNC_TRISTATE 0xFFFFEFFF |
366 | #define S_000054_CRTC_VSYNC_TRISTATE(x) (((x) & 0x1) << 13) |
496 | #define S_000054_CRTC_VSYNC_TRISTATE(x) (((x) & 0x1) << 13) |
367 | #define G_000054_CRTC_VSYNC_TRISTATE(x) (((x) >> 13) & 0x1) |
497 | #define G_000054_CRTC_VSYNC_TRISTATE(x) (((x) >> 13) & 0x1) |
368 | #define C_000054_CRTC_VSYNC_TRISTATE 0xFFFFDFFF |
498 | #define C_000054_CRTC_VSYNC_TRISTATE 0xFFFFDFFF |
369 | #define S_000054_CRT_ON(x) (((x) & 0x1) << 15) |
499 | #define S_000054_CRT_ON(x) (((x) & 0x1) << 15) |
370 | #define G_000054_CRT_ON(x) (((x) >> 15) & 0x1) |
500 | #define G_000054_CRT_ON(x) (((x) >> 15) & 0x1) |
371 | #define C_000054_CRT_ON 0xFFFF7FFF |
501 | #define C_000054_CRT_ON 0xFFFF7FFF |
372 | #define S_000054_VGA_CUR_B_TEST(x) (((x) & 0x1) << 17) |
502 | #define S_000054_VGA_CUR_B_TEST(x) (((x) & 0x1) << 17) |
373 | #define G_000054_VGA_CUR_B_TEST(x) (((x) >> 17) & 0x1) |
503 | #define G_000054_VGA_CUR_B_TEST(x) (((x) >> 17) & 0x1) |
374 | #define C_000054_VGA_CUR_B_TEST 0xFFFDFFFF |
504 | #define C_000054_VGA_CUR_B_TEST 0xFFFDFFFF |
375 | #define S_000054_VGA_PACK_DIS(x) (((x) & 0x1) << 18) |
505 | #define S_000054_VGA_PACK_DIS(x) (((x) & 0x1) << 18) |
376 | #define G_000054_VGA_PACK_DIS(x) (((x) >> 18) & 0x1) |
506 | #define G_000054_VGA_PACK_DIS(x) (((x) >> 18) & 0x1) |
377 | #define C_000054_VGA_PACK_DIS 0xFFFBFFFF |
507 | #define C_000054_VGA_PACK_DIS 0xFFFBFFFF |
378 | #define S_000054_VGA_MEM_PS_EN(x) (((x) & 0x1) << 19) |
508 | #define S_000054_VGA_MEM_PS_EN(x) (((x) & 0x1) << 19) |
379 | #define G_000054_VGA_MEM_PS_EN(x) (((x) >> 19) & 0x1) |
509 | #define G_000054_VGA_MEM_PS_EN(x) (((x) >> 19) & 0x1) |
380 | #define C_000054_VGA_MEM_PS_EN 0xFFF7FFFF |
510 | #define C_000054_VGA_MEM_PS_EN 0xFFF7FFFF |
381 | #define S_000054_VCRTC_IDX_MASTER(x) (((x) & 0x7F) << 24) |
511 | #define S_000054_VCRTC_IDX_MASTER(x) (((x) & 0x7F) << 24) |
382 | #define G_000054_VCRTC_IDX_MASTER(x) (((x) >> 24) & 0x7F) |
512 | #define G_000054_VCRTC_IDX_MASTER(x) (((x) >> 24) & 0x7F) |
383 | #define C_000054_VCRTC_IDX_MASTER 0x80FFFFFF |
513 | #define C_000054_VCRTC_IDX_MASTER 0x80FFFFFF |
384 | #define R_000148_MC_FB_LOCATION 0x000148 |
514 | #define R_000148_MC_FB_LOCATION 0x000148 |
385 | #define S_000148_MC_FB_START(x) (((x) & 0xFFFF) << 0) |
515 | #define S_000148_MC_FB_START(x) (((x) & 0xFFFF) << 0) |
386 | #define G_000148_MC_FB_START(x) (((x) >> 0) & 0xFFFF) |
516 | #define G_000148_MC_FB_START(x) (((x) >> 0) & 0xFFFF) |
387 | #define C_000148_MC_FB_START 0xFFFF0000 |
517 | #define C_000148_MC_FB_START 0xFFFF0000 |
388 | #define S_000148_MC_FB_TOP(x) (((x) & 0xFFFF) << 16) |
518 | #define S_000148_MC_FB_TOP(x) (((x) & 0xFFFF) << 16) |
389 | #define G_000148_MC_FB_TOP(x) (((x) >> 16) & 0xFFFF) |
519 | #define G_000148_MC_FB_TOP(x) (((x) >> 16) & 0xFFFF) |
390 | #define C_000148_MC_FB_TOP 0x0000FFFF |
520 | #define C_000148_MC_FB_TOP 0x0000FFFF |
391 | #define R_00014C_MC_AGP_LOCATION 0x00014C |
521 | #define R_00014C_MC_AGP_LOCATION 0x00014C |
392 | #define S_00014C_MC_AGP_START(x) (((x) & 0xFFFF) << 0) |
522 | #define S_00014C_MC_AGP_START(x) (((x) & 0xFFFF) << 0) |
393 | #define G_00014C_MC_AGP_START(x) (((x) >> 0) & 0xFFFF) |
523 | #define G_00014C_MC_AGP_START(x) (((x) >> 0) & 0xFFFF) |
394 | #define C_00014C_MC_AGP_START 0xFFFF0000 |
524 | #define C_00014C_MC_AGP_START 0xFFFF0000 |
395 | #define S_00014C_MC_AGP_TOP(x) (((x) & 0xFFFF) << 16) |
525 | #define S_00014C_MC_AGP_TOP(x) (((x) & 0xFFFF) << 16) |
396 | #define G_00014C_MC_AGP_TOP(x) (((x) >> 16) & 0xFFFF) |
526 | #define G_00014C_MC_AGP_TOP(x) (((x) >> 16) & 0xFFFF) |
397 | #define C_00014C_MC_AGP_TOP 0x0000FFFF |
527 | #define C_00014C_MC_AGP_TOP 0x0000FFFF |
398 | #define R_000170_AGP_BASE 0x000170 |
528 | #define R_000170_AGP_BASE 0x000170 |
399 | #define S_000170_AGP_BASE_ADDR(x) (((x) & 0xFFFFFFFF) << 0) |
529 | #define S_000170_AGP_BASE_ADDR(x) (((x) & 0xFFFFFFFF) << 0) |
400 | #define G_000170_AGP_BASE_ADDR(x) (((x) >> 0) & 0xFFFFFFFF) |
530 | #define G_000170_AGP_BASE_ADDR(x) (((x) >> 0) & 0xFFFFFFFF) |
401 | #define C_000170_AGP_BASE_ADDR 0x00000000 |
531 | #define C_000170_AGP_BASE_ADDR 0x00000000 |
402 | #define R_00023C_DISPLAY_BASE_ADDR 0x00023C |
532 | #define R_00023C_DISPLAY_BASE_ADDR 0x00023C |
403 | #define S_00023C_DISPLAY_BASE_ADDR(x) (((x) & 0xFFFFFFFF) << 0) |
533 | #define S_00023C_DISPLAY_BASE_ADDR(x) (((x) & 0xFFFFFFFF) << 0) |
404 | #define G_00023C_DISPLAY_BASE_ADDR(x) (((x) >> 0) & 0xFFFFFFFF) |
534 | #define G_00023C_DISPLAY_BASE_ADDR(x) (((x) >> 0) & 0xFFFFFFFF) |
405 | #define C_00023C_DISPLAY_BASE_ADDR 0x00000000 |
535 | #define C_00023C_DISPLAY_BASE_ADDR 0x00000000 |
406 | #define R_000260_CUR_OFFSET 0x000260 |
536 | #define R_000260_CUR_OFFSET 0x000260 |
407 | #define S_000260_CUR_OFFSET(x) (((x) & 0x7FFFFFF) << 0) |
537 | #define S_000260_CUR_OFFSET(x) (((x) & 0x7FFFFFF) << 0) |
408 | #define G_000260_CUR_OFFSET(x) (((x) >> 0) & 0x7FFFFFF) |
538 | #define G_000260_CUR_OFFSET(x) (((x) >> 0) & 0x7FFFFFF) |
409 | #define C_000260_CUR_OFFSET 0xF8000000 |
539 | #define C_000260_CUR_OFFSET 0xF8000000 |
410 | #define S_000260_CUR_LOCK(x) (((x) & 0x1) << 31) |
540 | #define S_000260_CUR_LOCK(x) (((x) & 0x1) << 31) |
411 | #define G_000260_CUR_LOCK(x) (((x) >> 31) & 0x1) |
541 | #define G_000260_CUR_LOCK(x) (((x) >> 31) & 0x1) |
412 | #define C_000260_CUR_LOCK 0x7FFFFFFF |
542 | #define C_000260_CUR_LOCK 0x7FFFFFFF |
413 | #define R_00033C_CRTC2_DISPLAY_BASE_ADDR 0x00033C |
543 | #define R_00033C_CRTC2_DISPLAY_BASE_ADDR 0x00033C |
414 | #define S_00033C_CRTC2_DISPLAY_BASE_ADDR(x) (((x) & 0xFFFFFFFF) << 0) |
544 | #define S_00033C_CRTC2_DISPLAY_BASE_ADDR(x) (((x) & 0xFFFFFFFF) << 0) |
415 | #define G_00033C_CRTC2_DISPLAY_BASE_ADDR(x) (((x) >> 0) & 0xFFFFFFFF) |
545 | #define G_00033C_CRTC2_DISPLAY_BASE_ADDR(x) (((x) >> 0) & 0xFFFFFFFF) |
416 | #define C_00033C_CRTC2_DISPLAY_BASE_ADDR 0x00000000 |
546 | #define C_00033C_CRTC2_DISPLAY_BASE_ADDR 0x00000000 |
417 | #define R_000360_CUR2_OFFSET 0x000360 |
547 | #define R_000360_CUR2_OFFSET 0x000360 |
418 | #define S_000360_CUR2_OFFSET(x) (((x) & 0x7FFFFFF) << 0) |
548 | #define S_000360_CUR2_OFFSET(x) (((x) & 0x7FFFFFF) << 0) |
419 | #define G_000360_CUR2_OFFSET(x) (((x) >> 0) & 0x7FFFFFF) |
549 | #define G_000360_CUR2_OFFSET(x) (((x) >> 0) & 0x7FFFFFF) |
420 | #define C_000360_CUR2_OFFSET 0xF8000000 |
550 | #define C_000360_CUR2_OFFSET 0xF8000000 |
421 | #define S_000360_CUR2_LOCK(x) (((x) & 0x1) << 31) |
551 | #define S_000360_CUR2_LOCK(x) (((x) & 0x1) << 31) |
422 | #define G_000360_CUR2_LOCK(x) (((x) >> 31) & 0x1) |
552 | #define G_000360_CUR2_LOCK(x) (((x) >> 31) & 0x1) |
423 | #define C_000360_CUR2_LOCK 0x7FFFFFFF |
553 | #define C_000360_CUR2_LOCK 0x7FFFFFFF |
424 | #define R_0003C2_GENMO_WT 0x0003C0 |
554 | #define R_0003C2_GENMO_WT 0x0003C2 |
425 | #define S_0003C2_GENMO_MONO_ADDRESS_B(x) (((x) & 0x1) << 0) |
555 | #define S_0003C2_GENMO_MONO_ADDRESS_B(x) (((x) & 0x1) << 0) |
426 | #define G_0003C2_GENMO_MONO_ADDRESS_B(x) (((x) >> 0) & 0x1) |
556 | #define G_0003C2_GENMO_MONO_ADDRESS_B(x) (((x) >> 0) & 0x1) |
427 | #define C_0003C2_GENMO_MONO_ADDRESS_B 0xFE |
557 | #define C_0003C2_GENMO_MONO_ADDRESS_B 0xFE |
428 | #define S_0003C2_VGA_RAM_EN(x) (((x) & 0x1) << 1) |
558 | #define S_0003C2_VGA_RAM_EN(x) (((x) & 0x1) << 1) |
429 | #define G_0003C2_VGA_RAM_EN(x) (((x) >> 1) & 0x1) |
559 | #define G_0003C2_VGA_RAM_EN(x) (((x) >> 1) & 0x1) |
430 | #define C_0003C2_VGA_RAM_EN 0xFD |
560 | #define C_0003C2_VGA_RAM_EN 0xFD |
431 | #define S_0003C2_VGA_CKSEL(x) (((x) & 0x3) << 2) |
561 | #define S_0003C2_VGA_CKSEL(x) (((x) & 0x3) << 2) |
432 | #define G_0003C2_VGA_CKSEL(x) (((x) >> 2) & 0x3) |
562 | #define G_0003C2_VGA_CKSEL(x) (((x) >> 2) & 0x3) |
433 | #define C_0003C2_VGA_CKSEL 0xF3 |
563 | #define C_0003C2_VGA_CKSEL 0xF3 |
434 | #define S_0003C2_ODD_EVEN_MD_PGSEL(x) (((x) & 0x1) << 5) |
564 | #define S_0003C2_ODD_EVEN_MD_PGSEL(x) (((x) & 0x1) << 5) |
435 | #define G_0003C2_ODD_EVEN_MD_PGSEL(x) (((x) >> 5) & 0x1) |
565 | #define G_0003C2_ODD_EVEN_MD_PGSEL(x) (((x) >> 5) & 0x1) |
436 | #define C_0003C2_ODD_EVEN_MD_PGSEL 0xDF |
566 | #define C_0003C2_ODD_EVEN_MD_PGSEL 0xDF |
437 | #define S_0003C2_VGA_HSYNC_POL(x) (((x) & 0x1) << 6) |
567 | #define S_0003C2_VGA_HSYNC_POL(x) (((x) & 0x1) << 6) |
438 | #define G_0003C2_VGA_HSYNC_POL(x) (((x) >> 6) & 0x1) |
568 | #define G_0003C2_VGA_HSYNC_POL(x) (((x) >> 6) & 0x1) |
439 | #define C_0003C2_VGA_HSYNC_POL 0xBF |
569 | #define C_0003C2_VGA_HSYNC_POL 0xBF |
440 | #define S_0003C2_VGA_VSYNC_POL(x) (((x) & 0x1) << 7) |
570 | #define S_0003C2_VGA_VSYNC_POL(x) (((x) & 0x1) << 7) |
441 | #define G_0003C2_VGA_VSYNC_POL(x) (((x) >> 7) & 0x1) |
571 | #define G_0003C2_VGA_VSYNC_POL(x) (((x) >> 7) & 0x1) |
442 | #define C_0003C2_VGA_VSYNC_POL 0x7F |
572 | #define C_0003C2_VGA_VSYNC_POL 0x7F |
443 | #define R_0003F8_CRTC2_GEN_CNTL 0x0003F8 |
573 | #define R_0003F8_CRTC2_GEN_CNTL 0x0003F8 |
444 | #define S_0003F8_CRTC2_DBL_SCAN_EN(x) (((x) & 0x1) << 0) |
574 | #define S_0003F8_CRTC2_DBL_SCAN_EN(x) (((x) & 0x1) << 0) |
445 | #define G_0003F8_CRTC2_DBL_SCAN_EN(x) (((x) >> 0) & 0x1) |
575 | #define G_0003F8_CRTC2_DBL_SCAN_EN(x) (((x) >> 0) & 0x1) |
446 | #define C_0003F8_CRTC2_DBL_SCAN_EN 0xFFFFFFFE |
576 | #define C_0003F8_CRTC2_DBL_SCAN_EN 0xFFFFFFFE |
447 | #define S_0003F8_CRTC2_INTERLACE_EN(x) (((x) & 0x1) << 1) |
577 | #define S_0003F8_CRTC2_INTERLACE_EN(x) (((x) & 0x1) << 1) |
448 | #define G_0003F8_CRTC2_INTERLACE_EN(x) (((x) >> 1) & 0x1) |
578 | #define G_0003F8_CRTC2_INTERLACE_EN(x) (((x) >> 1) & 0x1) |
449 | #define C_0003F8_CRTC2_INTERLACE_EN 0xFFFFFFFD |
579 | #define C_0003F8_CRTC2_INTERLACE_EN 0xFFFFFFFD |
450 | #define S_0003F8_CRTC2_SYNC_TRISTATE(x) (((x) & 0x1) << 4) |
580 | #define S_0003F8_CRTC2_SYNC_TRISTATE(x) (((x) & 0x1) << 4) |
451 | #define G_0003F8_CRTC2_SYNC_TRISTATE(x) (((x) >> 4) & 0x1) |
581 | #define G_0003F8_CRTC2_SYNC_TRISTATE(x) (((x) >> 4) & 0x1) |
452 | #define C_0003F8_CRTC2_SYNC_TRISTATE 0xFFFFFFEF |
582 | #define C_0003F8_CRTC2_SYNC_TRISTATE 0xFFFFFFEF |
453 | #define S_0003F8_CRTC2_HSYNC_TRISTATE(x) (((x) & 0x1) << 5) |
583 | #define S_0003F8_CRTC2_HSYNC_TRISTATE(x) (((x) & 0x1) << 5) |
454 | #define G_0003F8_CRTC2_HSYNC_TRISTATE(x) (((x) >> 5) & 0x1) |
584 | #define G_0003F8_CRTC2_HSYNC_TRISTATE(x) (((x) >> 5) & 0x1) |
455 | #define C_0003F8_CRTC2_HSYNC_TRISTATE 0xFFFFFFDF |
585 | #define C_0003F8_CRTC2_HSYNC_TRISTATE 0xFFFFFFDF |
456 | #define S_0003F8_CRTC2_VSYNC_TRISTATE(x) (((x) & 0x1) << 6) |
586 | #define S_0003F8_CRTC2_VSYNC_TRISTATE(x) (((x) & 0x1) << 6) |
457 | #define G_0003F8_CRTC2_VSYNC_TRISTATE(x) (((x) >> 6) & 0x1) |
587 | #define G_0003F8_CRTC2_VSYNC_TRISTATE(x) (((x) >> 6) & 0x1) |
458 | #define C_0003F8_CRTC2_VSYNC_TRISTATE 0xFFFFFFBF |
588 | #define C_0003F8_CRTC2_VSYNC_TRISTATE 0xFFFFFFBF |
459 | #define S_0003F8_CRT2_ON(x) (((x) & 0x1) << 7) |
589 | #define S_0003F8_CRT2_ON(x) (((x) & 0x1) << 7) |
460 | #define G_0003F8_CRT2_ON(x) (((x) >> 7) & 0x1) |
590 | #define G_0003F8_CRT2_ON(x) (((x) >> 7) & 0x1) |
461 | #define C_0003F8_CRT2_ON 0xFFFFFF7F |
591 | #define C_0003F8_CRT2_ON 0xFFFFFF7F |
462 | #define S_0003F8_CRTC2_PIX_WIDTH(x) (((x) & 0xF) << 8) |
592 | #define S_0003F8_CRTC2_PIX_WIDTH(x) (((x) & 0xF) << 8) |
463 | #define G_0003F8_CRTC2_PIX_WIDTH(x) (((x) >> 8) & 0xF) |
593 | #define G_0003F8_CRTC2_PIX_WIDTH(x) (((x) >> 8) & 0xF) |
464 | #define C_0003F8_CRTC2_PIX_WIDTH 0xFFFFF0FF |
594 | #define C_0003F8_CRTC2_PIX_WIDTH 0xFFFFF0FF |
465 | #define S_0003F8_CRTC2_ICON_EN(x) (((x) & 0x1) << 15) |
595 | #define S_0003F8_CRTC2_ICON_EN(x) (((x) & 0x1) << 15) |
466 | #define G_0003F8_CRTC2_ICON_EN(x) (((x) >> 15) & 0x1) |
596 | #define G_0003F8_CRTC2_ICON_EN(x) (((x) >> 15) & 0x1) |
467 | #define C_0003F8_CRTC2_ICON_EN 0xFFFF7FFF |
597 | #define C_0003F8_CRTC2_ICON_EN 0xFFFF7FFF |
468 | #define S_0003F8_CRTC2_CUR_EN(x) (((x) & 0x1) << 16) |
598 | #define S_0003F8_CRTC2_CUR_EN(x) (((x) & 0x1) << 16) |
469 | #define G_0003F8_CRTC2_CUR_EN(x) (((x) >> 16) & 0x1) |
599 | #define G_0003F8_CRTC2_CUR_EN(x) (((x) >> 16) & 0x1) |
470 | #define C_0003F8_CRTC2_CUR_EN 0xFFFEFFFF |
600 | #define C_0003F8_CRTC2_CUR_EN 0xFFFEFFFF |
471 | #define S_0003F8_CRTC2_CUR_MODE(x) (((x) & 0x7) << 20) |
601 | #define S_0003F8_CRTC2_CUR_MODE(x) (((x) & 0x7) << 20) |
472 | #define G_0003F8_CRTC2_CUR_MODE(x) (((x) >> 20) & 0x7) |
602 | #define G_0003F8_CRTC2_CUR_MODE(x) (((x) >> 20) & 0x7) |
473 | #define C_0003F8_CRTC2_CUR_MODE 0xFF8FFFFF |
603 | #define C_0003F8_CRTC2_CUR_MODE 0xFF8FFFFF |
474 | #define S_0003F8_CRTC2_DISPLAY_DIS(x) (((x) & 0x1) << 23) |
604 | #define S_0003F8_CRTC2_DISPLAY_DIS(x) (((x) & 0x1) << 23) |
475 | #define G_0003F8_CRTC2_DISPLAY_DIS(x) (((x) >> 23) & 0x1) |
605 | #define G_0003F8_CRTC2_DISPLAY_DIS(x) (((x) >> 23) & 0x1) |
476 | #define C_0003F8_CRTC2_DISPLAY_DIS 0xFF7FFFFF |
606 | #define C_0003F8_CRTC2_DISPLAY_DIS 0xFF7FFFFF |
477 | #define S_0003F8_CRTC2_EN(x) (((x) & 0x1) << 25) |
607 | #define S_0003F8_CRTC2_EN(x) (((x) & 0x1) << 25) |
478 | #define G_0003F8_CRTC2_EN(x) (((x) >> 25) & 0x1) |
608 | #define G_0003F8_CRTC2_EN(x) (((x) >> 25) & 0x1) |
479 | #define C_0003F8_CRTC2_EN 0xFDFFFFFF |
609 | #define C_0003F8_CRTC2_EN 0xFDFFFFFF |
480 | #define S_0003F8_CRTC2_DISP_REQ_EN_B(x) (((x) & 0x1) << 26) |
610 | #define S_0003F8_CRTC2_DISP_REQ_EN_B(x) (((x) & 0x1) << 26) |
481 | #define G_0003F8_CRTC2_DISP_REQ_EN_B(x) (((x) >> 26) & 0x1) |
611 | #define G_0003F8_CRTC2_DISP_REQ_EN_B(x) (((x) >> 26) & 0x1) |
482 | #define C_0003F8_CRTC2_DISP_REQ_EN_B 0xFBFFFFFF |
612 | #define C_0003F8_CRTC2_DISP_REQ_EN_B 0xFBFFFFFF |
483 | #define S_0003F8_CRTC2_C_SYNC_EN(x) (((x) & 0x1) << 27) |
613 | #define S_0003F8_CRTC2_C_SYNC_EN(x) (((x) & 0x1) << 27) |
484 | #define G_0003F8_CRTC2_C_SYNC_EN(x) (((x) >> 27) & 0x1) |
614 | #define G_0003F8_CRTC2_C_SYNC_EN(x) (((x) >> 27) & 0x1) |
485 | #define C_0003F8_CRTC2_C_SYNC_EN 0xF7FFFFFF |
615 | #define C_0003F8_CRTC2_C_SYNC_EN 0xF7FFFFFF |
486 | #define S_0003F8_CRTC2_HSYNC_DIS(x) (((x) & 0x1) << 28) |
616 | #define S_0003F8_CRTC2_HSYNC_DIS(x) (((x) & 0x1) << 28) |
487 | #define G_0003F8_CRTC2_HSYNC_DIS(x) (((x) >> 28) & 0x1) |
617 | #define G_0003F8_CRTC2_HSYNC_DIS(x) (((x) >> 28) & 0x1) |
488 | #define C_0003F8_CRTC2_HSYNC_DIS 0xEFFFFFFF |
618 | #define C_0003F8_CRTC2_HSYNC_DIS 0xEFFFFFFF |
489 | #define S_0003F8_CRTC2_VSYNC_DIS(x) (((x) & 0x1) << 29) |
619 | #define S_0003F8_CRTC2_VSYNC_DIS(x) (((x) & 0x1) << 29) |
490 | #define G_0003F8_CRTC2_VSYNC_DIS(x) (((x) >> 29) & 0x1) |
620 | #define G_0003F8_CRTC2_VSYNC_DIS(x) (((x) >> 29) & 0x1) |
491 | #define C_0003F8_CRTC2_VSYNC_DIS 0xDFFFFFFF |
621 | #define C_0003F8_CRTC2_VSYNC_DIS 0xDFFFFFFF |
492 | #define R_000420_OV0_SCALE_CNTL 0x000420 |
622 | #define R_000420_OV0_SCALE_CNTL 0x000420 |
493 | #define S_000420_OV0_NO_READ_BEHIND_SCAN(x) (((x) & 0x1) << 1) |
623 | #define S_000420_OV0_NO_READ_BEHIND_SCAN(x) (((x) & 0x1) << 1) |
494 | #define G_000420_OV0_NO_READ_BEHIND_SCAN(x) (((x) >> 1) & 0x1) |
624 | #define G_000420_OV0_NO_READ_BEHIND_SCAN(x) (((x) >> 1) & 0x1) |
495 | #define C_000420_OV0_NO_READ_BEHIND_SCAN 0xFFFFFFFD |
625 | #define C_000420_OV0_NO_READ_BEHIND_SCAN 0xFFFFFFFD |
496 | #define S_000420_OV0_HORZ_PICK_NEAREST(x) (((x) & 0x1) << 2) |
626 | #define S_000420_OV0_HORZ_PICK_NEAREST(x) (((x) & 0x1) << 2) |
497 | #define G_000420_OV0_HORZ_PICK_NEAREST(x) (((x) >> 2) & 0x1) |
627 | #define G_000420_OV0_HORZ_PICK_NEAREST(x) (((x) >> 2) & 0x1) |
498 | #define C_000420_OV0_HORZ_PICK_NEAREST 0xFFFFFFFB |
628 | #define C_000420_OV0_HORZ_PICK_NEAREST 0xFFFFFFFB |
499 | #define S_000420_OV0_VERT_PICK_NEAREST(x) (((x) & 0x1) << 3) |
629 | #define S_000420_OV0_VERT_PICK_NEAREST(x) (((x) & 0x1) << 3) |
500 | #define G_000420_OV0_VERT_PICK_NEAREST(x) (((x) >> 3) & 0x1) |
630 | #define G_000420_OV0_VERT_PICK_NEAREST(x) (((x) >> 3) & 0x1) |
501 | #define C_000420_OV0_VERT_PICK_NEAREST 0xFFFFFFF7 |
631 | #define C_000420_OV0_VERT_PICK_NEAREST 0xFFFFFFF7 |
502 | #define S_000420_OV0_SIGNED_UV(x) (((x) & 0x1) << 4) |
632 | #define S_000420_OV0_SIGNED_UV(x) (((x) & 0x1) << 4) |
503 | #define G_000420_OV0_SIGNED_UV(x) (((x) >> 4) & 0x1) |
633 | #define G_000420_OV0_SIGNED_UV(x) (((x) >> 4) & 0x1) |
504 | #define C_000420_OV0_SIGNED_UV 0xFFFFFFEF |
634 | #define C_000420_OV0_SIGNED_UV 0xFFFFFFEF |
505 | #define S_000420_OV0_GAMMA_SEL(x) (((x) & 0x7) << 5) |
635 | #define S_000420_OV0_GAMMA_SEL(x) (((x) & 0x7) << 5) |
506 | #define G_000420_OV0_GAMMA_SEL(x) (((x) >> 5) & 0x7) |
636 | #define G_000420_OV0_GAMMA_SEL(x) (((x) >> 5) & 0x7) |
507 | #define C_000420_OV0_GAMMA_SEL 0xFFFFFF1F |
637 | #define C_000420_OV0_GAMMA_SEL 0xFFFFFF1F |
508 | #define S_000420_OV0_SURFACE_FORMAT(x) (((x) & 0xF) << 8) |
638 | #define S_000420_OV0_SURFACE_FORMAT(x) (((x) & 0xF) << 8) |
509 | #define G_000420_OV0_SURFACE_FORMAT(x) (((x) >> 8) & 0xF) |
639 | #define G_000420_OV0_SURFACE_FORMAT(x) (((x) >> 8) & 0xF) |
510 | #define C_000420_OV0_SURFACE_FORMAT 0xFFFFF0FF |
640 | #define C_000420_OV0_SURFACE_FORMAT 0xFFFFF0FF |
511 | #define S_000420_OV0_ADAPTIVE_DEINT(x) (((x) & 0x1) << 12) |
641 | #define S_000420_OV0_ADAPTIVE_DEINT(x) (((x) & 0x1) << 12) |
512 | #define G_000420_OV0_ADAPTIVE_DEINT(x) (((x) >> 12) & 0x1) |
642 | #define G_000420_OV0_ADAPTIVE_DEINT(x) (((x) >> 12) & 0x1) |
513 | #define C_000420_OV0_ADAPTIVE_DEINT 0xFFFFEFFF |
643 | #define C_000420_OV0_ADAPTIVE_DEINT 0xFFFFEFFF |
514 | #define S_000420_OV0_CRTC_SEL(x) (((x) & 0x1) << 14) |
644 | #define S_000420_OV0_CRTC_SEL(x) (((x) & 0x1) << 14) |
515 | #define G_000420_OV0_CRTC_SEL(x) (((x) >> 14) & 0x1) |
645 | #define G_000420_OV0_CRTC_SEL(x) (((x) >> 14) & 0x1) |
516 | #define C_000420_OV0_CRTC_SEL 0xFFFFBFFF |
646 | #define C_000420_OV0_CRTC_SEL 0xFFFFBFFF |
517 | #define S_000420_OV0_BURST_PER_PLANE(x) (((x) & 0x7F) << 16) |
647 | #define S_000420_OV0_BURST_PER_PLANE(x) (((x) & 0x7F) << 16) |
518 | #define G_000420_OV0_BURST_PER_PLANE(x) (((x) >> 16) & 0x7F) |
648 | #define G_000420_OV0_BURST_PER_PLANE(x) (((x) >> 16) & 0x7F) |
519 | #define C_000420_OV0_BURST_PER_PLANE 0xFF80FFFF |
649 | #define C_000420_OV0_BURST_PER_PLANE 0xFF80FFFF |
520 | #define S_000420_OV0_DOUBLE_BUFFER_REGS(x) (((x) & 0x1) << 24) |
650 | #define S_000420_OV0_DOUBLE_BUFFER_REGS(x) (((x) & 0x1) << 24) |
521 | #define G_000420_OV0_DOUBLE_BUFFER_REGS(x) (((x) >> 24) & 0x1) |
651 | #define G_000420_OV0_DOUBLE_BUFFER_REGS(x) (((x) >> 24) & 0x1) |
522 | #define C_000420_OV0_DOUBLE_BUFFER_REGS 0xFEFFFFFF |
652 | #define C_000420_OV0_DOUBLE_BUFFER_REGS 0xFEFFFFFF |
523 | #define S_000420_OV0_BANDWIDTH(x) (((x) & 0x1) << 26) |
653 | #define S_000420_OV0_BANDWIDTH(x) (((x) & 0x1) << 26) |
524 | #define G_000420_OV0_BANDWIDTH(x) (((x) >> 26) & 0x1) |
654 | #define G_000420_OV0_BANDWIDTH(x) (((x) >> 26) & 0x1) |
525 | #define C_000420_OV0_BANDWIDTH 0xFBFFFFFF |
655 | #define C_000420_OV0_BANDWIDTH 0xFBFFFFFF |
526 | #define S_000420_OV0_LIN_TRANS_BYPASS(x) (((x) & 0x1) << 28) |
656 | #define S_000420_OV0_LIN_TRANS_BYPASS(x) (((x) & 0x1) << 28) |
527 | #define G_000420_OV0_LIN_TRANS_BYPASS(x) (((x) >> 28) & 0x1) |
657 | #define G_000420_OV0_LIN_TRANS_BYPASS(x) (((x) >> 28) & 0x1) |
528 | #define C_000420_OV0_LIN_TRANS_BYPASS 0xEFFFFFFF |
658 | #define C_000420_OV0_LIN_TRANS_BYPASS 0xEFFFFFFF |
529 | #define S_000420_OV0_INT_EMU(x) (((x) & 0x1) << 29) |
659 | #define S_000420_OV0_INT_EMU(x) (((x) & 0x1) << 29) |
530 | #define G_000420_OV0_INT_EMU(x) (((x) >> 29) & 0x1) |
660 | #define G_000420_OV0_INT_EMU(x) (((x) >> 29) & 0x1) |
531 | #define C_000420_OV0_INT_EMU 0xDFFFFFFF |
661 | #define C_000420_OV0_INT_EMU 0xDFFFFFFF |
532 | #define S_000420_OV0_OVERLAY_EN(x) (((x) & 0x1) << 30) |
662 | #define S_000420_OV0_OVERLAY_EN(x) (((x) & 0x1) << 30) |
533 | #define G_000420_OV0_OVERLAY_EN(x) (((x) >> 30) & 0x1) |
663 | #define G_000420_OV0_OVERLAY_EN(x) (((x) >> 30) & 0x1) |
534 | #define C_000420_OV0_OVERLAY_EN 0xBFFFFFFF |
664 | #define C_000420_OV0_OVERLAY_EN 0xBFFFFFFF |
535 | #define S_000420_OV0_SOFT_RESET(x) (((x) & 0x1) << 31) |
665 | #define S_000420_OV0_SOFT_RESET(x) (((x) & 0x1) << 31) |
536 | #define G_000420_OV0_SOFT_RESET(x) (((x) >> 31) & 0x1) |
666 | #define G_000420_OV0_SOFT_RESET(x) (((x) >> 31) & 0x1) |
537 | #define C_000420_OV0_SOFT_RESET 0x7FFFFFFF |
667 | #define C_000420_OV0_SOFT_RESET 0x7FFFFFFF |
538 | #define R_00070C_CP_RB_RPTR_ADDR 0x00070C |
668 | #define R_00070C_CP_RB_RPTR_ADDR 0x00070C |
539 | #define S_00070C_RB_RPTR_SWAP(x) (((x) & 0x3) << 0) |
669 | #define S_00070C_RB_RPTR_SWAP(x) (((x) & 0x3) << 0) |
540 | #define G_00070C_RB_RPTR_SWAP(x) (((x) >> 0) & 0x3) |
670 | #define G_00070C_RB_RPTR_SWAP(x) (((x) >> 0) & 0x3) |
541 | #define C_00070C_RB_RPTR_SWAP 0xFFFFFFFC |
671 | #define C_00070C_RB_RPTR_SWAP 0xFFFFFFFC |
542 | #define S_00070C_RB_RPTR_ADDR(x) (((x) & 0x3FFFFFFF) << 2) |
672 | #define S_00070C_RB_RPTR_ADDR(x) (((x) & 0x3FFFFFFF) << 2) |
543 | #define G_00070C_RB_RPTR_ADDR(x) (((x) >> 2) & 0x3FFFFFFF) |
673 | #define G_00070C_RB_RPTR_ADDR(x) (((x) >> 2) & 0x3FFFFFFF) |
544 | #define C_00070C_RB_RPTR_ADDR 0x00000003 |
674 | #define C_00070C_RB_RPTR_ADDR 0x00000003 |
545 | #define R_000740_CP_CSQ_CNTL 0x000740 |
675 | #define R_000740_CP_CSQ_CNTL 0x000740 |
546 | #define S_000740_CSQ_CNT_PRIMARY(x) (((x) & 0xFF) << 0) |
676 | #define S_000740_CSQ_CNT_PRIMARY(x) (((x) & 0xFF) << 0) |
547 | #define G_000740_CSQ_CNT_PRIMARY(x) (((x) >> 0) & 0xFF) |
677 | #define G_000740_CSQ_CNT_PRIMARY(x) (((x) >> 0) & 0xFF) |
548 | #define C_000740_CSQ_CNT_PRIMARY 0xFFFFFF00 |
678 | #define C_000740_CSQ_CNT_PRIMARY 0xFFFFFF00 |
549 | #define S_000740_CSQ_CNT_INDIRECT(x) (((x) & 0xFF) << 8) |
679 | #define S_000740_CSQ_CNT_INDIRECT(x) (((x) & 0xFF) << 8) |
550 | #define G_000740_CSQ_CNT_INDIRECT(x) (((x) >> 8) & 0xFF) |
680 | #define G_000740_CSQ_CNT_INDIRECT(x) (((x) >> 8) & 0xFF) |
551 | #define C_000740_CSQ_CNT_INDIRECT 0xFFFF00FF |
681 | #define C_000740_CSQ_CNT_INDIRECT 0xFFFF00FF |
552 | #define S_000740_CSQ_MODE(x) (((x) & 0xF) << 28) |
682 | #define S_000740_CSQ_MODE(x) (((x) & 0xF) << 28) |
553 | #define G_000740_CSQ_MODE(x) (((x) >> 28) & 0xF) |
683 | #define G_000740_CSQ_MODE(x) (((x) >> 28) & 0xF) |
554 | #define C_000740_CSQ_MODE 0x0FFFFFFF |
684 | #define C_000740_CSQ_MODE 0x0FFFFFFF |
555 | #define R_000770_SCRATCH_UMSK 0x000770 |
685 | #define R_000770_SCRATCH_UMSK 0x000770 |
556 | #define S_000770_SCRATCH_UMSK(x) (((x) & 0x3F) << 0) |
686 | #define S_000770_SCRATCH_UMSK(x) (((x) & 0x3F) << 0) |
557 | #define G_000770_SCRATCH_UMSK(x) (((x) >> 0) & 0x3F) |
687 | #define G_000770_SCRATCH_UMSK(x) (((x) >> 0) & 0x3F) |
558 | #define C_000770_SCRATCH_UMSK 0xFFFFFFC0 |
688 | #define C_000770_SCRATCH_UMSK 0xFFFFFFC0 |
559 | #define S_000770_SCRATCH_SWAP(x) (((x) & 0x3) << 16) |
689 | #define S_000770_SCRATCH_SWAP(x) (((x) & 0x3) << 16) |
560 | #define G_000770_SCRATCH_SWAP(x) (((x) >> 16) & 0x3) |
690 | #define G_000770_SCRATCH_SWAP(x) (((x) >> 16) & 0x3) |
561 | #define C_000770_SCRATCH_SWAP 0xFFFCFFFF |
691 | #define C_000770_SCRATCH_SWAP 0xFFFCFFFF |
562 | #define R_000774_SCRATCH_ADDR 0x000774 |
692 | #define R_000774_SCRATCH_ADDR 0x000774 |
563 | #define S_000774_SCRATCH_ADDR(x) (((x) & 0x7FFFFFF) << 5) |
693 | #define S_000774_SCRATCH_ADDR(x) (((x) & 0x7FFFFFF) << 5) |
564 | #define G_000774_SCRATCH_ADDR(x) (((x) >> 5) & 0x7FFFFFF) |
694 | #define G_000774_SCRATCH_ADDR(x) (((x) >> 5) & 0x7FFFFFF) |
565 | #define C_000774_SCRATCH_ADDR 0x0000001F |
695 | #define C_000774_SCRATCH_ADDR 0x0000001F |
566 | #define R_0007C0_CP_STAT 0x0007C0 |
696 | #define R_0007C0_CP_STAT 0x0007C0 |
567 | #define S_0007C0_MRU_BUSY(x) (((x) & 0x1) << 0) |
697 | #define S_0007C0_MRU_BUSY(x) (((x) & 0x1) << 0) |
568 | #define G_0007C0_MRU_BUSY(x) (((x) >> 0) & 0x1) |
698 | #define G_0007C0_MRU_BUSY(x) (((x) >> 0) & 0x1) |
569 | #define C_0007C0_MRU_BUSY 0xFFFFFFFE |
699 | #define C_0007C0_MRU_BUSY 0xFFFFFFFE |
570 | #define S_0007C0_MWU_BUSY(x) (((x) & 0x1) << 1) |
700 | #define S_0007C0_MWU_BUSY(x) (((x) & 0x1) << 1) |
571 | #define G_0007C0_MWU_BUSY(x) (((x) >> 1) & 0x1) |
701 | #define G_0007C0_MWU_BUSY(x) (((x) >> 1) & 0x1) |
572 | #define C_0007C0_MWU_BUSY 0xFFFFFFFD |
702 | #define C_0007C0_MWU_BUSY 0xFFFFFFFD |
573 | #define S_0007C0_RSIU_BUSY(x) (((x) & 0x1) << 2) |
703 | #define S_0007C0_RSIU_BUSY(x) (((x) & 0x1) << 2) |
574 | #define G_0007C0_RSIU_BUSY(x) (((x) >> 2) & 0x1) |
704 | #define G_0007C0_RSIU_BUSY(x) (((x) >> 2) & 0x1) |
575 | #define C_0007C0_RSIU_BUSY 0xFFFFFFFB |
705 | #define C_0007C0_RSIU_BUSY 0xFFFFFFFB |
576 | #define S_0007C0_RCIU_BUSY(x) (((x) & 0x1) << 3) |
706 | #define S_0007C0_RCIU_BUSY(x) (((x) & 0x1) << 3) |
577 | #define G_0007C0_RCIU_BUSY(x) (((x) >> 3) & 0x1) |
707 | #define G_0007C0_RCIU_BUSY(x) (((x) >> 3) & 0x1) |
578 | #define C_0007C0_RCIU_BUSY 0xFFFFFFF7 |
708 | #define C_0007C0_RCIU_BUSY 0xFFFFFFF7 |
579 | #define S_0007C0_CSF_PRIMARY_BUSY(x) (((x) & 0x1) << 9) |
709 | #define S_0007C0_CSF_PRIMARY_BUSY(x) (((x) & 0x1) << 9) |
580 | #define G_0007C0_CSF_PRIMARY_BUSY(x) (((x) >> 9) & 0x1) |
710 | #define G_0007C0_CSF_PRIMARY_BUSY(x) (((x) >> 9) & 0x1) |
581 | #define C_0007C0_CSF_PRIMARY_BUSY 0xFFFFFDFF |
711 | #define C_0007C0_CSF_PRIMARY_BUSY 0xFFFFFDFF |
582 | #define S_0007C0_CSF_INDIRECT_BUSY(x) (((x) & 0x1) << 10) |
712 | #define S_0007C0_CSF_INDIRECT_BUSY(x) (((x) & 0x1) << 10) |
583 | #define G_0007C0_CSF_INDIRECT_BUSY(x) (((x) >> 10) & 0x1) |
713 | #define G_0007C0_CSF_INDIRECT_BUSY(x) (((x) >> 10) & 0x1) |
584 | #define C_0007C0_CSF_INDIRECT_BUSY 0xFFFFFBFF |
714 | #define C_0007C0_CSF_INDIRECT_BUSY 0xFFFFFBFF |
585 | #define S_0007C0_CSQ_PRIMARY_BUSY(x) (((x) & 0x1) << 11) |
715 | #define S_0007C0_CSQ_PRIMARY_BUSY(x) (((x) & 0x1) << 11) |
586 | #define G_0007C0_CSQ_PRIMARY_BUSY(x) (((x) >> 11) & 0x1) |
716 | #define G_0007C0_CSQ_PRIMARY_BUSY(x) (((x) >> 11) & 0x1) |
587 | #define C_0007C0_CSQ_PRIMARY_BUSY 0xFFFFF7FF |
717 | #define C_0007C0_CSQ_PRIMARY_BUSY 0xFFFFF7FF |
588 | #define S_0007C0_CSQ_INDIRECT_BUSY(x) (((x) & 0x1) << 12) |
718 | #define S_0007C0_CSQ_INDIRECT_BUSY(x) (((x) & 0x1) << 12) |
589 | #define G_0007C0_CSQ_INDIRECT_BUSY(x) (((x) >> 12) & 0x1) |
719 | #define G_0007C0_CSQ_INDIRECT_BUSY(x) (((x) >> 12) & 0x1) |
590 | #define C_0007C0_CSQ_INDIRECT_BUSY 0xFFFFEFFF |
720 | #define C_0007C0_CSQ_INDIRECT_BUSY 0xFFFFEFFF |
591 | #define S_0007C0_CSI_BUSY(x) (((x) & 0x1) << 13) |
721 | #define S_0007C0_CSI_BUSY(x) (((x) & 0x1) << 13) |
592 | #define G_0007C0_CSI_BUSY(x) (((x) >> 13) & 0x1) |
722 | #define G_0007C0_CSI_BUSY(x) (((x) >> 13) & 0x1) |
593 | #define C_0007C0_CSI_BUSY 0xFFFFDFFF |
723 | #define C_0007C0_CSI_BUSY 0xFFFFDFFF |
594 | #define S_0007C0_GUIDMA_BUSY(x) (((x) & 0x1) << 28) |
724 | #define S_0007C0_GUIDMA_BUSY(x) (((x) & 0x1) << 28) |
595 | #define G_0007C0_GUIDMA_BUSY(x) (((x) >> 28) & 0x1) |
725 | #define G_0007C0_GUIDMA_BUSY(x) (((x) >> 28) & 0x1) |
596 | #define C_0007C0_GUIDMA_BUSY 0xEFFFFFFF |
726 | #define C_0007C0_GUIDMA_BUSY 0xEFFFFFFF |
597 | #define S_0007C0_VIDDMA_BUSY(x) (((x) & 0x1) << 29) |
727 | #define S_0007C0_VIDDMA_BUSY(x) (((x) & 0x1) << 29) |
598 | #define G_0007C0_VIDDMA_BUSY(x) (((x) >> 29) & 0x1) |
728 | #define G_0007C0_VIDDMA_BUSY(x) (((x) >> 29) & 0x1) |
599 | #define C_0007C0_VIDDMA_BUSY 0xDFFFFFFF |
729 | #define C_0007C0_VIDDMA_BUSY 0xDFFFFFFF |
600 | #define S_0007C0_CMDSTRM_BUSY(x) (((x) & 0x1) << 30) |
730 | #define S_0007C0_CMDSTRM_BUSY(x) (((x) & 0x1) << 30) |
601 | #define G_0007C0_CMDSTRM_BUSY(x) (((x) >> 30) & 0x1) |
731 | #define G_0007C0_CMDSTRM_BUSY(x) (((x) >> 30) & 0x1) |
602 | #define C_0007C0_CMDSTRM_BUSY 0xBFFFFFFF |
732 | #define C_0007C0_CMDSTRM_BUSY 0xBFFFFFFF |
603 | #define S_0007C0_CP_BUSY(x) (((x) & 0x1) << 31) |
733 | #define S_0007C0_CP_BUSY(x) (((x) & 0x1) << 31) |
604 | #define G_0007C0_CP_BUSY(x) (((x) >> 31) & 0x1) |
734 | #define G_0007C0_CP_BUSY(x) (((x) >> 31) & 0x1) |
605 | #define C_0007C0_CP_BUSY 0x7FFFFFFF |
735 | #define C_0007C0_CP_BUSY 0x7FFFFFFF |
606 | #define R_000E40_RBBM_STATUS 0x000E40 |
736 | #define R_000E40_RBBM_STATUS 0x000E40 |
607 | #define S_000E40_CMDFIFO_AVAIL(x) (((x) & 0x7F) << 0) |
737 | #define S_000E40_CMDFIFO_AVAIL(x) (((x) & 0x7F) << 0) |
608 | #define G_000E40_CMDFIFO_AVAIL(x) (((x) >> 0) & 0x7F) |
738 | #define G_000E40_CMDFIFO_AVAIL(x) (((x) >> 0) & 0x7F) |
609 | #define C_000E40_CMDFIFO_AVAIL 0xFFFFFF80 |
739 | #define C_000E40_CMDFIFO_AVAIL 0xFFFFFF80 |
610 | #define S_000E40_HIRQ_ON_RBB(x) (((x) & 0x1) << 8) |
740 | #define S_000E40_HIRQ_ON_RBB(x) (((x) & 0x1) << 8) |
611 | #define G_000E40_HIRQ_ON_RBB(x) (((x) >> 8) & 0x1) |
741 | #define G_000E40_HIRQ_ON_RBB(x) (((x) >> 8) & 0x1) |
612 | #define C_000E40_HIRQ_ON_RBB 0xFFFFFEFF |
742 | #define C_000E40_HIRQ_ON_RBB 0xFFFFFEFF |
613 | #define S_000E40_CPRQ_ON_RBB(x) (((x) & 0x1) << 9) |
743 | #define S_000E40_CPRQ_ON_RBB(x) (((x) & 0x1) << 9) |
614 | #define G_000E40_CPRQ_ON_RBB(x) (((x) >> 9) & 0x1) |
744 | #define G_000E40_CPRQ_ON_RBB(x) (((x) >> 9) & 0x1) |
615 | #define C_000E40_CPRQ_ON_RBB 0xFFFFFDFF |
745 | #define C_000E40_CPRQ_ON_RBB 0xFFFFFDFF |
616 | #define S_000E40_CFRQ_ON_RBB(x) (((x) & 0x1) << 10) |
746 | #define S_000E40_CFRQ_ON_RBB(x) (((x) & 0x1) << 10) |
617 | #define G_000E40_CFRQ_ON_RBB(x) (((x) >> 10) & 0x1) |
747 | #define G_000E40_CFRQ_ON_RBB(x) (((x) >> 10) & 0x1) |
618 | #define C_000E40_CFRQ_ON_RBB 0xFFFFFBFF |
748 | #define C_000E40_CFRQ_ON_RBB 0xFFFFFBFF |
619 | #define S_000E40_HIRQ_IN_RTBUF(x) (((x) & 0x1) << 11) |
749 | #define S_000E40_HIRQ_IN_RTBUF(x) (((x) & 0x1) << 11) |
620 | #define G_000E40_HIRQ_IN_RTBUF(x) (((x) >> 11) & 0x1) |
750 | #define G_000E40_HIRQ_IN_RTBUF(x) (((x) >> 11) & 0x1) |
621 | #define C_000E40_HIRQ_IN_RTBUF 0xFFFFF7FF |
751 | #define C_000E40_HIRQ_IN_RTBUF 0xFFFFF7FF |
622 | #define S_000E40_CPRQ_IN_RTBUF(x) (((x) & 0x1) << 12) |
752 | #define S_000E40_CPRQ_IN_RTBUF(x) (((x) & 0x1) << 12) |
623 | #define G_000E40_CPRQ_IN_RTBUF(x) (((x) >> 12) & 0x1) |
753 | #define G_000E40_CPRQ_IN_RTBUF(x) (((x) >> 12) & 0x1) |
624 | #define C_000E40_CPRQ_IN_RTBUF 0xFFFFEFFF |
754 | #define C_000E40_CPRQ_IN_RTBUF 0xFFFFEFFF |
625 | #define S_000E40_CFRQ_IN_RTBUF(x) (((x) & 0x1) << 13) |
755 | #define S_000E40_CFRQ_IN_RTBUF(x) (((x) & 0x1) << 13) |
626 | #define G_000E40_CFRQ_IN_RTBUF(x) (((x) >> 13) & 0x1) |
756 | #define G_000E40_CFRQ_IN_RTBUF(x) (((x) >> 13) & 0x1) |
627 | #define C_000E40_CFRQ_IN_RTBUF 0xFFFFDFFF |
757 | #define C_000E40_CFRQ_IN_RTBUF 0xFFFFDFFF |
628 | #define S_000E40_CF_PIPE_BUSY(x) (((x) & 0x1) << 14) |
758 | #define S_000E40_CF_PIPE_BUSY(x) (((x) & 0x1) << 14) |
629 | #define G_000E40_CF_PIPE_BUSY(x) (((x) >> 14) & 0x1) |
759 | #define G_000E40_CF_PIPE_BUSY(x) (((x) >> 14) & 0x1) |
630 | #define C_000E40_CF_PIPE_BUSY 0xFFFFBFFF |
760 | #define C_000E40_CF_PIPE_BUSY 0xFFFFBFFF |
631 | #define S_000E40_ENG_EV_BUSY(x) (((x) & 0x1) << 15) |
761 | #define S_000E40_ENG_EV_BUSY(x) (((x) & 0x1) << 15) |
632 | #define G_000E40_ENG_EV_BUSY(x) (((x) >> 15) & 0x1) |
762 | #define G_000E40_ENG_EV_BUSY(x) (((x) >> 15) & 0x1) |
633 | #define C_000E40_ENG_EV_BUSY 0xFFFF7FFF |
763 | #define C_000E40_ENG_EV_BUSY 0xFFFF7FFF |
634 | #define S_000E40_CP_CMDSTRM_BUSY(x) (((x) & 0x1) << 16) |
764 | #define S_000E40_CP_CMDSTRM_BUSY(x) (((x) & 0x1) << 16) |
635 | #define G_000E40_CP_CMDSTRM_BUSY(x) (((x) >> 16) & 0x1) |
765 | #define G_000E40_CP_CMDSTRM_BUSY(x) (((x) >> 16) & 0x1) |
636 | #define C_000E40_CP_CMDSTRM_BUSY 0xFFFEFFFF |
766 | #define C_000E40_CP_CMDSTRM_BUSY 0xFFFEFFFF |
637 | #define S_000E40_E2_BUSY(x) (((x) & 0x1) << 17) |
767 | #define S_000E40_E2_BUSY(x) (((x) & 0x1) << 17) |
638 | #define G_000E40_E2_BUSY(x) (((x) >> 17) & 0x1) |
768 | #define G_000E40_E2_BUSY(x) (((x) >> 17) & 0x1) |
639 | #define C_000E40_E2_BUSY 0xFFFDFFFF |
769 | #define C_000E40_E2_BUSY 0xFFFDFFFF |
640 | #define S_000E40_RB2D_BUSY(x) (((x) & 0x1) << 18) |
770 | #define S_000E40_RB2D_BUSY(x) (((x) & 0x1) << 18) |
641 | #define G_000E40_RB2D_BUSY(x) (((x) >> 18) & 0x1) |
771 | #define G_000E40_RB2D_BUSY(x) (((x) >> 18) & 0x1) |
642 | #define C_000E40_RB2D_BUSY 0xFFFBFFFF |
772 | #define C_000E40_RB2D_BUSY 0xFFFBFFFF |
643 | #define S_000E40_RB3D_BUSY(x) (((x) & 0x1) << 19) |
773 | #define S_000E40_RB3D_BUSY(x) (((x) & 0x1) << 19) |
644 | #define G_000E40_RB3D_BUSY(x) (((x) >> 19) & 0x1) |
774 | #define G_000E40_RB3D_BUSY(x) (((x) >> 19) & 0x1) |
645 | #define C_000E40_RB3D_BUSY 0xFFF7FFFF |
775 | #define C_000E40_RB3D_BUSY 0xFFF7FFFF |
646 | #define S_000E40_SE_BUSY(x) (((x) & 0x1) << 20) |
776 | #define S_000E40_SE_BUSY(x) (((x) & 0x1) << 20) |
647 | #define G_000E40_SE_BUSY(x) (((x) >> 20) & 0x1) |
777 | #define G_000E40_SE_BUSY(x) (((x) >> 20) & 0x1) |
648 | #define C_000E40_SE_BUSY 0xFFEFFFFF |
778 | #define C_000E40_SE_BUSY 0xFFEFFFFF |
649 | #define S_000E40_RE_BUSY(x) (((x) & 0x1) << 21) |
779 | #define S_000E40_RE_BUSY(x) (((x) & 0x1) << 21) |
650 | #define G_000E40_RE_BUSY(x) (((x) >> 21) & 0x1) |
780 | #define G_000E40_RE_BUSY(x) (((x) >> 21) & 0x1) |
651 | #define C_000E40_RE_BUSY 0xFFDFFFFF |
781 | #define C_000E40_RE_BUSY 0xFFDFFFFF |
652 | #define S_000E40_TAM_BUSY(x) (((x) & 0x1) << 22) |
782 | #define S_000E40_TAM_BUSY(x) (((x) & 0x1) << 22) |
653 | #define G_000E40_TAM_BUSY(x) (((x) >> 22) & 0x1) |
783 | #define G_000E40_TAM_BUSY(x) (((x) >> 22) & 0x1) |
654 | #define C_000E40_TAM_BUSY 0xFFBFFFFF |
784 | #define C_000E40_TAM_BUSY 0xFFBFFFFF |
655 | #define S_000E40_TDM_BUSY(x) (((x) & 0x1) << 23) |
785 | #define S_000E40_TDM_BUSY(x) (((x) & 0x1) << 23) |
656 | #define G_000E40_TDM_BUSY(x) (((x) >> 23) & 0x1) |
786 | #define G_000E40_TDM_BUSY(x) (((x) >> 23) & 0x1) |
657 | #define C_000E40_TDM_BUSY 0xFF7FFFFF |
787 | #define C_000E40_TDM_BUSY 0xFF7FFFFF |
658 | #define S_000E40_PB_BUSY(x) (((x) & 0x1) << 24) |
788 | #define S_000E40_PB_BUSY(x) (((x) & 0x1) << 24) |
659 | #define G_000E40_PB_BUSY(x) (((x) >> 24) & 0x1) |
789 | #define G_000E40_PB_BUSY(x) (((x) >> 24) & 0x1) |
660 | #define C_000E40_PB_BUSY 0xFEFFFFFF |
790 | #define C_000E40_PB_BUSY 0xFEFFFFFF |
661 | #define S_000E40_GUI_ACTIVE(x) (((x) & 0x1) << 31) |
791 | #define S_000E40_GUI_ACTIVE(x) (((x) & 0x1) << 31) |
662 | #define G_000E40_GUI_ACTIVE(x) (((x) >> 31) & 0x1) |
792 | #define G_000E40_GUI_ACTIVE(x) (((x) >> 31) & 0x1) |
663 | #define C_000E40_GUI_ACTIVE 0x7FFFFFFF |
793 | #define C_000E40_GUI_ACTIVE 0x7FFFFFFF |
664 | 794 | ||
665 | 795 | ||
666 | #define R_00000D_SCLK_CNTL 0x00000D |
796 | #define R_00000D_SCLK_CNTL 0x00000D |
667 | #define S_00000D_SCLK_SRC_SEL(x) (((x) & 0x7) << 0) |
797 | #define S_00000D_SCLK_SRC_SEL(x) (((x) & 0x7) << 0) |
668 | #define G_00000D_SCLK_SRC_SEL(x) (((x) >> 0) & 0x7) |
798 | #define G_00000D_SCLK_SRC_SEL(x) (((x) >> 0) & 0x7) |
669 | #define C_00000D_SCLK_SRC_SEL 0xFFFFFFF8 |
799 | #define C_00000D_SCLK_SRC_SEL 0xFFFFFFF8 |
670 | #define S_00000D_TCLK_SRC_SEL(x) (((x) & 0x7) << 8) |
800 | #define S_00000D_TCLK_SRC_SEL(x) (((x) & 0x7) << 8) |
671 | #define G_00000D_TCLK_SRC_SEL(x) (((x) >> 8) & 0x7) |
801 | #define G_00000D_TCLK_SRC_SEL(x) (((x) >> 8) & 0x7) |
672 | #define C_00000D_TCLK_SRC_SEL 0xFFFFF8FF |
802 | #define C_00000D_TCLK_SRC_SEL 0xFFFFF8FF |
673 | #define S_00000D_FORCE_CP(x) (((x) & 0x1) << 16) |
803 | #define S_00000D_FORCE_CP(x) (((x) & 0x1) << 16) |
674 | #define G_00000D_FORCE_CP(x) (((x) >> 16) & 0x1) |
804 | #define G_00000D_FORCE_CP(x) (((x) >> 16) & 0x1) |
675 | #define C_00000D_FORCE_CP 0xFFFEFFFF |
805 | #define C_00000D_FORCE_CP 0xFFFEFFFF |
676 | #define S_00000D_FORCE_HDP(x) (((x) & 0x1) << 17) |
806 | #define S_00000D_FORCE_HDP(x) (((x) & 0x1) << 17) |
677 | #define G_00000D_FORCE_HDP(x) (((x) >> 17) & 0x1) |
807 | #define G_00000D_FORCE_HDP(x) (((x) >> 17) & 0x1) |
678 | #define C_00000D_FORCE_HDP 0xFFFDFFFF |
808 | #define C_00000D_FORCE_HDP 0xFFFDFFFF |
679 | #define S_00000D_FORCE_DISP(x) (((x) & 0x1) << 18) |
809 | #define S_00000D_FORCE_DISP(x) (((x) & 0x1) << 18) |
680 | #define G_00000D_FORCE_DISP(x) (((x) >> 18) & 0x1) |
810 | #define G_00000D_FORCE_DISP(x) (((x) >> 18) & 0x1) |
681 | #define C_00000D_FORCE_DISP 0xFFFBFFFF |
811 | #define C_00000D_FORCE_DISP 0xFFFBFFFF |
682 | #define S_00000D_FORCE_TOP(x) (((x) & 0x1) << 19) |
812 | #define S_00000D_FORCE_TOP(x) (((x) & 0x1) << 19) |
683 | #define G_00000D_FORCE_TOP(x) (((x) >> 19) & 0x1) |
813 | #define G_00000D_FORCE_TOP(x) (((x) >> 19) & 0x1) |
684 | #define C_00000D_FORCE_TOP 0xFFF7FFFF |
814 | #define C_00000D_FORCE_TOP 0xFFF7FFFF |
685 | #define S_00000D_FORCE_E2(x) (((x) & 0x1) << 20) |
815 | #define S_00000D_FORCE_E2(x) (((x) & 0x1) << 20) |
686 | #define G_00000D_FORCE_E2(x) (((x) >> 20) & 0x1) |
816 | #define G_00000D_FORCE_E2(x) (((x) >> 20) & 0x1) |
687 | #define C_00000D_FORCE_E2 0xFFEFFFFF |
817 | #define C_00000D_FORCE_E2 0xFFEFFFFF |
688 | #define S_00000D_FORCE_SE(x) (((x) & 0x1) << 21) |
818 | #define S_00000D_FORCE_SE(x) (((x) & 0x1) << 21) |
689 | #define G_00000D_FORCE_SE(x) (((x) >> 21) & 0x1) |
819 | #define G_00000D_FORCE_SE(x) (((x) >> 21) & 0x1) |
690 | #define C_00000D_FORCE_SE 0xFFDFFFFF |
820 | #define C_00000D_FORCE_SE 0xFFDFFFFF |
691 | #define S_00000D_FORCE_IDCT(x) (((x) & 0x1) << 22) |
821 | #define S_00000D_FORCE_IDCT(x) (((x) & 0x1) << 22) |
692 | #define G_00000D_FORCE_IDCT(x) (((x) >> 22) & 0x1) |
822 | #define G_00000D_FORCE_IDCT(x) (((x) >> 22) & 0x1) |
693 | #define C_00000D_FORCE_IDCT 0xFFBFFFFF |
823 | #define C_00000D_FORCE_IDCT 0xFFBFFFFF |
694 | #define S_00000D_FORCE_VIP(x) (((x) & 0x1) << 23) |
824 | #define S_00000D_FORCE_VIP(x) (((x) & 0x1) << 23) |
695 | #define G_00000D_FORCE_VIP(x) (((x) >> 23) & 0x1) |
825 | #define G_00000D_FORCE_VIP(x) (((x) >> 23) & 0x1) |
696 | #define C_00000D_FORCE_VIP 0xFF7FFFFF |
826 | #define C_00000D_FORCE_VIP 0xFF7FFFFF |
697 | #define S_00000D_FORCE_RE(x) (((x) & 0x1) << 24) |
827 | #define S_00000D_FORCE_RE(x) (((x) & 0x1) << 24) |
698 | #define G_00000D_FORCE_RE(x) (((x) >> 24) & 0x1) |
828 | #define G_00000D_FORCE_RE(x) (((x) >> 24) & 0x1) |
699 | #define C_00000D_FORCE_RE 0xFEFFFFFF |
829 | #define C_00000D_FORCE_RE 0xFEFFFFFF |
700 | #define S_00000D_FORCE_PB(x) (((x) & 0x1) << 25) |
830 | #define S_00000D_FORCE_PB(x) (((x) & 0x1) << 25) |
701 | #define G_00000D_FORCE_PB(x) (((x) >> 25) & 0x1) |
831 | #define G_00000D_FORCE_PB(x) (((x) >> 25) & 0x1) |
702 | #define C_00000D_FORCE_PB 0xFDFFFFFF |
832 | #define C_00000D_FORCE_PB 0xFDFFFFFF |
703 | #define S_00000D_FORCE_TAM(x) (((x) & 0x1) << 26) |
833 | #define S_00000D_FORCE_TAM(x) (((x) & 0x1) << 26) |
704 | #define G_00000D_FORCE_TAM(x) (((x) >> 26) & 0x1) |
834 | #define G_00000D_FORCE_TAM(x) (((x) >> 26) & 0x1) |
705 | #define C_00000D_FORCE_TAM 0xFBFFFFFF |
835 | #define C_00000D_FORCE_TAM 0xFBFFFFFF |
706 | #define S_00000D_FORCE_TDM(x) (((x) & 0x1) << 27) |
836 | #define S_00000D_FORCE_TDM(x) (((x) & 0x1) << 27) |
707 | #define G_00000D_FORCE_TDM(x) (((x) >> 27) & 0x1) |
837 | #define G_00000D_FORCE_TDM(x) (((x) >> 27) & 0x1) |
708 | #define C_00000D_FORCE_TDM 0xF7FFFFFF |
838 | #define C_00000D_FORCE_TDM 0xF7FFFFFF |
709 | #define S_00000D_FORCE_RB(x) (((x) & 0x1) << 28) |
839 | #define S_00000D_FORCE_RB(x) (((x) & 0x1) << 28) |
710 | #define G_00000D_FORCE_RB(x) (((x) >> 28) & 0x1) |
840 | #define G_00000D_FORCE_RB(x) (((x) >> 28) & 0x1) |
711 | #define C_00000D_FORCE_RB 0xEFFFFFFF |
841 | #define C_00000D_FORCE_RB 0xEFFFFFFF |
- | 842 | ||
- | 843 | /* PLL regs */ |
|
- | 844 | #define SCLK_CNTL 0xd |
|
- | 845 | #define FORCE_HDP (1 << 17) |
|
- | 846 | #define CLK_PWRMGT_CNTL 0x14 |
|
- | 847 | #define GLOBAL_PMAN_EN (1 << 10) |
|
- | 848 | #define DISP_PM (1 << 20) |
|
- | 849 | #define PLL_PWRMGT_CNTL 0x15 |
|
- | 850 | #define MPLL_TURNOFF (1 << 0) |
|
- | 851 | #define SPLL_TURNOFF (1 << 1) |
|
- | 852 | #define PPLL_TURNOFF (1 << 2) |
|
- | 853 | #define P2PLL_TURNOFF (1 << 3) |
|
- | 854 | #define TVPLL_TURNOFF (1 << 4) |
|
- | 855 | #define MOBILE_SU (1 << 16) |
|
- | 856 | #define SU_SCLK_USE_BCLK (1 << 17) |
|
- | 857 | #define SCLK_CNTL2 0x1e |
|
- | 858 | #define REDUCED_SPEED_SCLK_MODE (1 << 16) |
|
- | 859 | #define REDUCED_SPEED_SCLK_SEL(x) ((x) << 17) |
|
- | 860 | #define MCLK_MISC 0x1f |
|
- | 861 | #define EN_MCLK_TRISTATE_IN_SUSPEND (1 << 18) |
|
- | 862 | #define SCLK_MORE_CNTL 0x35 |
|
- | 863 | #define REDUCED_SPEED_SCLK_EN (1 << 16) |
|
- | 864 | #define IO_CG_VOLTAGE_DROP (1 << 17) |
|
- | 865 | #define VOLTAGE_DELAY_SEL(x) ((x) << 20) |
|
- | 866 | #define VOLTAGE_DROP_SYNC (1 << 19) |
|
- | 867 | ||
- | 868 | /* mmreg */ |
|
- | 869 | #define DISP_PWR_MAN 0xd08 |
|
- | 870 | #define DISP_D3_GRPH_RST (1 << 18) |
|
- | 871 | #define DISP_D3_SUBPIC_RST (1 << 19) |
|
- | 872 | #define DISP_D3_OV0_RST (1 << 20) |
|
- | 873 | #define DISP_D1D2_GRPH_RST (1 << 21) |
|
- | 874 | #define DISP_D1D2_SUBPIC_RST (1 << 22) |
|
- | 875 | #define DISP_D1D2_OV0_RST (1 << 23) |
|
- | 876 | #define DISP_DVO_ENABLE_RST (1 << 24) |
|
- | 877 | #define TV_ENABLE_RST (1 << 25) |
|
712 | 878 | #define AUTO_PWRUP_EN (1 << 26) |
|
713 | 879 | ||
714 | #endif><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><> |
880 | #endif><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><> |