Subversion Repositories Kolibri OS

Rev

Rev 5271 | Show entire file | Regard whitespace | Details | Blame | Last modification | View Log | RSS feed

Rev 5271 Rev 6104
Line 480... Line 480...
480
#define		SOFT_RESET_TST				(1 << 21)
480
#define		SOFT_RESET_TST				(1 << 21)
481
#define		SOFT_RESET_REGBB		       	(1 << 22)
481
#define		SOFT_RESET_REGBB		       	(1 << 22)
482
#define		SOFT_RESET_ORB				(1 << 23)
482
#define		SOFT_RESET_ORB				(1 << 23)
483
#define		SOFT_RESET_VCE				(1 << 24)
483
#define		SOFT_RESET_VCE				(1 << 24)
Line -... Line 484...
-
 
484
 
-
 
485
#define SRBM_READ_ERROR					0xE98
-
 
486
#define SRBM_INT_CNTL					0xEA0
-
 
487
#define SRBM_INT_ACK					0xEA8
484
 
488
 
485
#define VM_L2_CNTL					0x1400
489
#define VM_L2_CNTL					0x1400
486
#define		ENABLE_L2_CACHE					(1 << 0)
490
#define		ENABLE_L2_CACHE					(1 << 0)
487
#define		ENABLE_L2_FRAGMENT_PROCESSING			(1 << 1)
491
#define		ENABLE_L2_FRAGMENT_PROCESSING			(1 << 1)
488
#define		L2_CACHE_PTE_ENDIAN_SWAP_MODE(x)		((x) << 2)
492
#define		L2_CACHE_PTE_ENDIAN_SWAP_MODE(x)		((x) << 2)
Line 1329... Line 1333...
1329
#define CP_INT_CNTL_RING0                               0xC1A8
1333
#define CP_INT_CNTL_RING0                               0xC1A8
1330
#       define CNTX_BUSY_INT_ENABLE                     (1 << 19)
1334
#       define CNTX_BUSY_INT_ENABLE                     (1 << 19)
1331
#       define CNTX_EMPTY_INT_ENABLE                    (1 << 20)
1335
#       define CNTX_EMPTY_INT_ENABLE                    (1 << 20)
1332
#       define PRIV_INSTR_INT_ENABLE                    (1 << 22)
1336
#       define PRIV_INSTR_INT_ENABLE                    (1 << 22)
1333
#       define PRIV_REG_INT_ENABLE                      (1 << 23)
1337
#       define PRIV_REG_INT_ENABLE                      (1 << 23)
-
 
1338
#       define OPCODE_ERROR_INT_ENABLE                  (1 << 24)
1334
#       define TIME_STAMP_INT_ENABLE                    (1 << 26)
1339
#       define TIME_STAMP_INT_ENABLE                    (1 << 26)
1335
#       define CP_RINGID2_INT_ENABLE                    (1 << 29)
1340
#       define CP_RINGID2_INT_ENABLE                    (1 << 29)
1336
#       define CP_RINGID1_INT_ENABLE                    (1 << 30)
1341
#       define CP_RINGID1_INT_ENABLE                    (1 << 30)
1337
#       define CP_RINGID0_INT_ENABLE                    (1 << 31)
1342
#       define CP_RINGID0_INT_ENABLE                    (1 << 31)
Line 2082... Line 2087...
2082
#	define CG_DT(x)					((x) << 2)
2087
#	define CG_DT(x)					((x) << 2)
2083
#	define CG_DT_MASK				(0xf << 2)
2088
#	define CG_DT_MASK				(0xf << 2)
2084
#	define CLK_OD(x)				((x) << 6)
2089
#	define CLK_OD(x)				((x) << 6)
2085
#	define CLK_OD_MASK				(0x1f << 6)
2090
#	define CLK_OD_MASK				(0x1f << 6)
Line -... Line 2091...
-
 
2091
 
-
 
2092
#define UVD_STATUS					0xf6bc
2086
 
2093
 
Line 2087... Line 2094...
2087
/* UVD clocks */
2094
/* UVD clocks */
2088
 
2095
 
2089
#define CG_DCLK_CNTL			0xC050009C
2096
#define CG_DCLK_CNTL			0xC050009C
Line 2123... Line 2130...
2123
#	define CLOCK_OFF_DELAY_MASK	(0xff << 4)
2130
#	define CLOCK_OFF_DELAY_MASK	(0xff << 4)
2124
#	define CLOCK_OFF_DELAY(x)	((x) << 4)
2131
#	define CLOCK_OFF_DELAY(x)	((x) << 4)
2125
#define VCE_UENC_REG_CLOCK_GATING	0x207c0
2132
#define VCE_UENC_REG_CLOCK_GATING	0x207c0
2126
#define VCE_SYS_INT_EN			0x21300
2133
#define VCE_SYS_INT_EN			0x21300
2127
#	define VCE_SYS_INT_TRAP_INTERRUPT_EN	(1 << 3)
2134
#	define VCE_SYS_INT_TRAP_INTERRUPT_EN	(1 << 3)
-
 
2135
#define VCE_LMI_VCPU_CACHE_40BIT_BAR	0x2145c
2128
#define VCE_LMI_CTRL2			0x21474
2136
#define VCE_LMI_CTRL2			0x21474
2129
#define VCE_LMI_CTRL			0x21498
2137
#define VCE_LMI_CTRL			0x21498
2130
#define VCE_LMI_VM_CTRL			0x214a0
2138
#define VCE_LMI_VM_CTRL			0x214a0
2131
#define VCE_LMI_SWAP_CNTL		0x214b4
2139
#define VCE_LMI_SWAP_CNTL		0x214b4
2132
#define VCE_LMI_SWAP_CNTL1		0x214b8
2140
#define VCE_LMI_SWAP_CNTL1		0x214b8
Line 2138... Line 2146...
2138
#define VCE_CMD_FENCE		0x00000003
2146
#define VCE_CMD_FENCE		0x00000003
2139
#define VCE_CMD_TRAP		0x00000004
2147
#define VCE_CMD_TRAP		0x00000004
2140
#define VCE_CMD_IB_AUTO		0x00000005
2148
#define VCE_CMD_IB_AUTO		0x00000005
2141
#define VCE_CMD_SEMAPHORE	0x00000006
2149
#define VCE_CMD_SEMAPHORE	0x00000006
Line 2142... Line -...
2142
 
-
 
2143
#define ATC_VMID0_PASID_MAPPING					0x339Cu
2150
 
-
 
2151
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS		0x3398u
-
 
2152
#define ATC_VMID0_PASID_MAPPING				0x339Cu
-
 
2153
#define ATC_VMID_PASID_MAPPING_PASID_MASK		(0xFFFF)
2144
#define	ATC_VMID_PASID_MAPPING_UPDATE_STATUS	0x3398u
2154
#define ATC_VMID_PASID_MAPPING_PASID_SHIFT		0
-
 
2155
#define ATC_VMID_PASID_MAPPING_VALID_MASK		(0x1 << 31)
Line 2145... Line 2156...
2145
#define	ATC_VMID_PASID_MAPPING_VALID				(1U << 31)
2156
#define ATC_VMID_PASID_MAPPING_VALID_SHIFT		31
2146
 
2157
 
2147
#define ATC_VM_APERTURE0_CNTL					0x3310u
2158
#define ATC_VM_APERTURE0_CNTL					0x3310u
Line 2154... Line 2165...
2154
#define ATC_VM_APERTURE1_CNTL					0x3314u
2165
#define ATC_VM_APERTURE1_CNTL					0x3314u
2155
#define ATC_VM_APERTURE1_CNTL2					0x331Cu
2166
#define ATC_VM_APERTURE1_CNTL2					0x331Cu
2156
#define ATC_VM_APERTURE1_HIGH_ADDR				0x330Cu
2167
#define ATC_VM_APERTURE1_HIGH_ADDR				0x330Cu
2157
#define ATC_VM_APERTURE1_LOW_ADDR				0x3304u
2168
#define ATC_VM_APERTURE1_LOW_ADDR				0x3304u
Line -... Line 2169...
-
 
2169
 
-
 
2170
#define IH_VMID_0_LUT						0x3D40u
2158
 
2171