Rev 4559 | Rev 5270 | Go to most recent revision | Only display areas with differences | Regard whitespace | Details | Blame | Last modification | View Log | RSS feed
Rev 4559 | Rev 5056 | ||
---|---|---|---|
1 | /* |
1 | /* |
2 | * Copyright © 2008 Keith Packard |
2 | * Copyright © 2008 Keith Packard |
3 | * |
3 | * |
4 | * Permission to use, copy, modify, distribute, and sell this software and its |
4 | * Permission to use, copy, modify, distribute, and sell this software and its |
5 | * documentation for any purpose is hereby granted without fee, provided that |
5 | * documentation for any purpose is hereby granted without fee, provided that |
6 | * the above copyright notice appear in all copies and that both that copyright |
6 | * the above copyright notice appear in all copies and that both that copyright |
7 | * notice and this permission notice appear in supporting documentation, and |
7 | * notice and this permission notice appear in supporting documentation, and |
8 | * that the name of the copyright holders not be used in advertising or |
8 | * that the name of the copyright holders not be used in advertising or |
9 | * publicity pertaining to distribution of the software without specific, |
9 | * publicity pertaining to distribution of the software without specific, |
10 | * written prior permission. The copyright holders make no representations |
10 | * written prior permission. The copyright holders make no representations |
11 | * about the suitability of this software for any purpose. It is provided "as |
11 | * about the suitability of this software for any purpose. It is provided "as |
12 | * is" without express or implied warranty. |
12 | * is" without express or implied warranty. |
13 | * |
13 | * |
14 | * THE COPYRIGHT HOLDERS DISCLAIM ALL WARRANTIES WITH REGARD TO THIS SOFTWARE, |
14 | * THE COPYRIGHT HOLDERS DISCLAIM ALL WARRANTIES WITH REGARD TO THIS SOFTWARE, |
15 | * INCLUDING ALL IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS, IN NO |
15 | * INCLUDING ALL IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS, IN NO |
16 | * EVENT SHALL THE COPYRIGHT HOLDERS BE LIABLE FOR ANY SPECIAL, INDIRECT OR |
16 | * EVENT SHALL THE COPYRIGHT HOLDERS BE LIABLE FOR ANY SPECIAL, INDIRECT OR |
17 | * CONSEQUENTIAL DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, |
17 | * CONSEQUENTIAL DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, |
18 | * DATA OR PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER |
18 | * DATA OR PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER |
19 | * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR PERFORMANCE |
19 | * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR PERFORMANCE |
20 | * OF THIS SOFTWARE. |
20 | * OF THIS SOFTWARE. |
21 | */ |
21 | */ |
22 | 22 | ||
23 | #ifndef _DRM_DP_HELPER_H_ |
23 | #ifndef _DRM_DP_HELPER_H_ |
24 | #define _DRM_DP_HELPER_H_ |
24 | #define _DRM_DP_HELPER_H_ |
25 | 25 | ||
26 | #include |
26 | #include |
27 | #include |
27 | #include |
28 | #include |
28 | #include |
29 | 29 | ||
30 | /* |
30 | /* |
31 | * Unless otherwise noted, all values are from the DP 1.1a spec. Note that |
31 | * Unless otherwise noted, all values are from the DP 1.1a spec. Note that |
32 | * DP and DPCD versions are independent. Differences from 1.0 are not noted, |
32 | * DP and DPCD versions are independent. Differences from 1.0 are not noted, |
33 | * 1.0 devices basically don't exist in the wild. |
33 | * 1.0 devices basically don't exist in the wild. |
34 | * |
34 | * |
35 | * Abbreviations, in chronological order: |
35 | * Abbreviations, in chronological order: |
36 | * |
36 | * |
37 | * eDP: Embedded DisplayPort version 1 |
37 | * eDP: Embedded DisplayPort version 1 |
38 | * DPI: DisplayPort Interoperability Guideline v1.1a |
38 | * DPI: DisplayPort Interoperability Guideline v1.1a |
39 | * 1.2: DisplayPort 1.2 |
39 | * 1.2: DisplayPort 1.2 |
- | 40 | * MST: Multistream Transport - part of DP 1.2a |
|
40 | * |
41 | * |
41 | * 1.2 formally includes both eDP and DPI definitions. |
42 | * 1.2 formally includes both eDP and DPI definitions. |
42 | */ |
43 | */ |
43 | 44 | ||
44 | #define DP_AUX_I2C_WRITE 0x0 |
45 | #define DP_AUX_I2C_WRITE 0x0 |
45 | #define DP_AUX_I2C_READ 0x1 |
46 | #define DP_AUX_I2C_READ 0x1 |
46 | #define DP_AUX_I2C_STATUS 0x2 |
47 | #define DP_AUX_I2C_STATUS 0x2 |
47 | #define DP_AUX_I2C_MOT 0x4 |
48 | #define DP_AUX_I2C_MOT 0x4 |
48 | #define DP_AUX_NATIVE_WRITE 0x8 |
49 | #define DP_AUX_NATIVE_WRITE 0x8 |
49 | #define DP_AUX_NATIVE_READ 0x9 |
50 | #define DP_AUX_NATIVE_READ 0x9 |
50 | 51 | ||
51 | #define DP_AUX_NATIVE_REPLY_ACK (0x0 << 0) |
52 | #define DP_AUX_NATIVE_REPLY_ACK (0x0 << 0) |
52 | #define DP_AUX_NATIVE_REPLY_NACK (0x1 << 0) |
53 | #define DP_AUX_NATIVE_REPLY_NACK (0x1 << 0) |
53 | #define DP_AUX_NATIVE_REPLY_DEFER (0x2 << 0) |
54 | #define DP_AUX_NATIVE_REPLY_DEFER (0x2 << 0) |
54 | #define DP_AUX_NATIVE_REPLY_MASK (0x3 << 0) |
55 | #define DP_AUX_NATIVE_REPLY_MASK (0x3 << 0) |
55 | 56 | ||
56 | #define DP_AUX_I2C_REPLY_ACK (0x0 << 2) |
57 | #define DP_AUX_I2C_REPLY_ACK (0x0 << 2) |
57 | #define DP_AUX_I2C_REPLY_NACK (0x1 << 2) |
58 | #define DP_AUX_I2C_REPLY_NACK (0x1 << 2) |
58 | #define DP_AUX_I2C_REPLY_DEFER (0x2 << 2) |
59 | #define DP_AUX_I2C_REPLY_DEFER (0x2 << 2) |
59 | #define DP_AUX_I2C_REPLY_MASK (0x3 << 2) |
60 | #define DP_AUX_I2C_REPLY_MASK (0x3 << 2) |
60 | 61 | ||
61 | /* AUX CH addresses */ |
62 | /* AUX CH addresses */ |
62 | /* DPCD */ |
63 | /* DPCD */ |
63 | #define DP_DPCD_REV 0x000 |
64 | #define DP_DPCD_REV 0x000 |
64 | 65 | ||
65 | #define DP_MAX_LINK_RATE 0x001 |
66 | #define DP_MAX_LINK_RATE 0x001 |
66 | 67 | ||
67 | #define DP_MAX_LANE_COUNT 0x002 |
68 | #define DP_MAX_LANE_COUNT 0x002 |
68 | # define DP_MAX_LANE_COUNT_MASK 0x1f |
69 | # define DP_MAX_LANE_COUNT_MASK 0x1f |
69 | # define DP_TPS3_SUPPORTED (1 << 6) /* 1.2 */ |
70 | # define DP_TPS3_SUPPORTED (1 << 6) /* 1.2 */ |
70 | # define DP_ENHANCED_FRAME_CAP (1 << 7) |
71 | # define DP_ENHANCED_FRAME_CAP (1 << 7) |
71 | 72 | ||
72 | #define DP_MAX_DOWNSPREAD 0x003 |
73 | #define DP_MAX_DOWNSPREAD 0x003 |
73 | # define DP_NO_AUX_HANDSHAKE_LINK_TRAINING (1 << 6) |
74 | # define DP_NO_AUX_HANDSHAKE_LINK_TRAINING (1 << 6) |
74 | 75 | ||
75 | #define DP_NORP 0x004 |
76 | #define DP_NORP 0x004 |
76 | 77 | ||
77 | #define DP_DOWNSTREAMPORT_PRESENT 0x005 |
78 | #define DP_DOWNSTREAMPORT_PRESENT 0x005 |
78 | # define DP_DWN_STRM_PORT_PRESENT (1 << 0) |
79 | # define DP_DWN_STRM_PORT_PRESENT (1 << 0) |
79 | # define DP_DWN_STRM_PORT_TYPE_MASK 0x06 |
80 | # define DP_DWN_STRM_PORT_TYPE_MASK 0x06 |
80 | # define DP_DWN_STRM_PORT_TYPE_DP (0 << 1) |
81 | # define DP_DWN_STRM_PORT_TYPE_DP (0 << 1) |
81 | # define DP_DWN_STRM_PORT_TYPE_ANALOG (1 << 1) |
82 | # define DP_DWN_STRM_PORT_TYPE_ANALOG (1 << 1) |
82 | # define DP_DWN_STRM_PORT_TYPE_TMDS (2 << 1) |
83 | # define DP_DWN_STRM_PORT_TYPE_TMDS (2 << 1) |
83 | # define DP_DWN_STRM_PORT_TYPE_OTHER (3 << 1) |
84 | # define DP_DWN_STRM_PORT_TYPE_OTHER (3 << 1) |
84 | # define DP_FORMAT_CONVERSION (1 << 3) |
85 | # define DP_FORMAT_CONVERSION (1 << 3) |
85 | # define DP_DETAILED_CAP_INFO_AVAILABLE (1 << 4) /* DPI */ |
86 | # define DP_DETAILED_CAP_INFO_AVAILABLE (1 << 4) /* DPI */ |
86 | 87 | ||
87 | #define DP_MAIN_LINK_CHANNEL_CODING 0x006 |
88 | #define DP_MAIN_LINK_CHANNEL_CODING 0x006 |
88 | 89 | ||
89 | #define DP_DOWN_STREAM_PORT_COUNT 0x007 |
90 | #define DP_DOWN_STREAM_PORT_COUNT 0x007 |
90 | # define DP_PORT_COUNT_MASK 0x0f |
91 | # define DP_PORT_COUNT_MASK 0x0f |
91 | # define DP_MSA_TIMING_PAR_IGNORED (1 << 6) /* eDP */ |
92 | # define DP_MSA_TIMING_PAR_IGNORED (1 << 6) /* eDP */ |
92 | # define DP_OUI_SUPPORT (1 << 7) |
93 | # define DP_OUI_SUPPORT (1 << 7) |
93 | 94 | ||
94 | #define DP_I2C_SPEED_CAP 0x00c /* DPI */ |
95 | #define DP_I2C_SPEED_CAP 0x00c /* DPI */ |
95 | # define DP_I2C_SPEED_1K 0x01 |
96 | # define DP_I2C_SPEED_1K 0x01 |
96 | # define DP_I2C_SPEED_5K 0x02 |
97 | # define DP_I2C_SPEED_5K 0x02 |
97 | # define DP_I2C_SPEED_10K 0x04 |
98 | # define DP_I2C_SPEED_10K 0x04 |
98 | # define DP_I2C_SPEED_100K 0x08 |
99 | # define DP_I2C_SPEED_100K 0x08 |
99 | # define DP_I2C_SPEED_400K 0x10 |
100 | # define DP_I2C_SPEED_400K 0x10 |
100 | # define DP_I2C_SPEED_1M 0x20 |
101 | # define DP_I2C_SPEED_1M 0x20 |
101 | 102 | ||
102 | #define DP_EDP_CONFIGURATION_CAP 0x00d /* XXX 1.2? */ |
103 | #define DP_EDP_CONFIGURATION_CAP 0x00d /* XXX 1.2? */ |
103 | #define DP_TRAINING_AUX_RD_INTERVAL 0x00e /* XXX 1.2? */ |
104 | #define DP_TRAINING_AUX_RD_INTERVAL 0x00e /* XXX 1.2? */ |
104 | 105 | ||
105 | /* Multiple stream transport */ |
106 | /* Multiple stream transport */ |
- | 107 | #define DP_FAUX_CAP 0x020 /* 1.2 */ |
|
- | 108 | # define DP_FAUX_CAP_1 (1 << 0) |
|
- | 109 | ||
106 | #define DP_MSTM_CAP 0x021 /* 1.2 */ |
110 | #define DP_MSTM_CAP 0x021 /* 1.2 */ |
107 | # define DP_MST_CAP (1 << 0) |
111 | # define DP_MST_CAP (1 << 0) |
- | 112 | ||
- | 113 | #define DP_GUID 0x030 /* 1.2 */ |
|
108 | 114 | ||
109 | #define DP_PSR_SUPPORT 0x070 /* XXX 1.2? */ |
115 | #define DP_PSR_SUPPORT 0x070 /* XXX 1.2? */ |
110 | # define DP_PSR_IS_SUPPORTED 1 |
116 | # define DP_PSR_IS_SUPPORTED 1 |
111 | #define DP_PSR_CAPS 0x071 /* XXX 1.2? */ |
117 | #define DP_PSR_CAPS 0x071 /* XXX 1.2? */ |
112 | # define DP_PSR_NO_TRAIN_ON_EXIT 1 |
118 | # define DP_PSR_NO_TRAIN_ON_EXIT 1 |
113 | # define DP_PSR_SETUP_TIME_330 (0 << 1) |
119 | # define DP_PSR_SETUP_TIME_330 (0 << 1) |
114 | # define DP_PSR_SETUP_TIME_275 (1 << 1) |
120 | # define DP_PSR_SETUP_TIME_275 (1 << 1) |
115 | # define DP_PSR_SETUP_TIME_220 (2 << 1) |
121 | # define DP_PSR_SETUP_TIME_220 (2 << 1) |
116 | # define DP_PSR_SETUP_TIME_165 (3 << 1) |
122 | # define DP_PSR_SETUP_TIME_165 (3 << 1) |
117 | # define DP_PSR_SETUP_TIME_110 (4 << 1) |
123 | # define DP_PSR_SETUP_TIME_110 (4 << 1) |
118 | # define DP_PSR_SETUP_TIME_55 (5 << 1) |
124 | # define DP_PSR_SETUP_TIME_55 (5 << 1) |
119 | # define DP_PSR_SETUP_TIME_0 (6 << 1) |
125 | # define DP_PSR_SETUP_TIME_0 (6 << 1) |
120 | # define DP_PSR_SETUP_TIME_MASK (7 << 1) |
126 | # define DP_PSR_SETUP_TIME_MASK (7 << 1) |
121 | # define DP_PSR_SETUP_TIME_SHIFT 1 |
127 | # define DP_PSR_SETUP_TIME_SHIFT 1 |
122 | 128 | ||
123 | /* |
129 | /* |
124 | * 0x80-0x8f describe downstream port capabilities, but there are two layouts |
130 | * 0x80-0x8f describe downstream port capabilities, but there are two layouts |
125 | * based on whether DP_DETAILED_CAP_INFO_AVAILABLE was set. If it was not, |
131 | * based on whether DP_DETAILED_CAP_INFO_AVAILABLE was set. If it was not, |
126 | * each port's descriptor is one byte wide. If it was set, each port's is |
132 | * each port's descriptor is one byte wide. If it was set, each port's is |
127 | * four bytes wide, starting with the one byte from the base info. As of |
133 | * four bytes wide, starting with the one byte from the base info. As of |
128 | * DP interop v1.1a only VGA defines additional detail. |
134 | * DP interop v1.1a only VGA defines additional detail. |
129 | */ |
135 | */ |
130 | 136 | ||
131 | /* offset 0 */ |
137 | /* offset 0 */ |
132 | #define DP_DOWNSTREAM_PORT_0 0x80 |
138 | #define DP_DOWNSTREAM_PORT_0 0x80 |
133 | # define DP_DS_PORT_TYPE_MASK (7 << 0) |
139 | # define DP_DS_PORT_TYPE_MASK (7 << 0) |
134 | # define DP_DS_PORT_TYPE_DP 0 |
140 | # define DP_DS_PORT_TYPE_DP 0 |
135 | # define DP_DS_PORT_TYPE_VGA 1 |
141 | # define DP_DS_PORT_TYPE_VGA 1 |
136 | # define DP_DS_PORT_TYPE_DVI 2 |
142 | # define DP_DS_PORT_TYPE_DVI 2 |
137 | # define DP_DS_PORT_TYPE_HDMI 3 |
143 | # define DP_DS_PORT_TYPE_HDMI 3 |
138 | # define DP_DS_PORT_TYPE_NON_EDID 4 |
144 | # define DP_DS_PORT_TYPE_NON_EDID 4 |
139 | # define DP_DS_PORT_HPD (1 << 3) |
145 | # define DP_DS_PORT_HPD (1 << 3) |
140 | /* offset 1 for VGA is maximum megapixels per second / 8 */ |
146 | /* offset 1 for VGA is maximum megapixels per second / 8 */ |
141 | /* offset 2 */ |
147 | /* offset 2 */ |
142 | # define DP_DS_VGA_MAX_BPC_MASK (3 << 0) |
148 | # define DP_DS_VGA_MAX_BPC_MASK (3 << 0) |
143 | # define DP_DS_VGA_8BPC 0 |
149 | # define DP_DS_VGA_8BPC 0 |
144 | # define DP_DS_VGA_10BPC 1 |
150 | # define DP_DS_VGA_10BPC 1 |
145 | # define DP_DS_VGA_12BPC 2 |
151 | # define DP_DS_VGA_12BPC 2 |
146 | # define DP_DS_VGA_16BPC 3 |
152 | # define DP_DS_VGA_16BPC 3 |
147 | 153 | ||
148 | /* link configuration */ |
154 | /* link configuration */ |
149 | #define DP_LINK_BW_SET 0x100 |
155 | #define DP_LINK_BW_SET 0x100 |
150 | # define DP_LINK_BW_1_62 0x06 |
156 | # define DP_LINK_BW_1_62 0x06 |
151 | # define DP_LINK_BW_2_7 0x0a |
157 | # define DP_LINK_BW_2_7 0x0a |
152 | # define DP_LINK_BW_5_4 0x14 /* 1.2 */ |
158 | # define DP_LINK_BW_5_4 0x14 /* 1.2 */ |
153 | 159 | ||
154 | #define DP_LANE_COUNT_SET 0x101 |
160 | #define DP_LANE_COUNT_SET 0x101 |
155 | # define DP_LANE_COUNT_MASK 0x0f |
161 | # define DP_LANE_COUNT_MASK 0x0f |
156 | # define DP_LANE_COUNT_ENHANCED_FRAME_EN (1 << 7) |
162 | # define DP_LANE_COUNT_ENHANCED_FRAME_EN (1 << 7) |
157 | 163 | ||
158 | #define DP_TRAINING_PATTERN_SET 0x102 |
164 | #define DP_TRAINING_PATTERN_SET 0x102 |
159 | # define DP_TRAINING_PATTERN_DISABLE 0 |
165 | # define DP_TRAINING_PATTERN_DISABLE 0 |
160 | # define DP_TRAINING_PATTERN_1 1 |
166 | # define DP_TRAINING_PATTERN_1 1 |
161 | # define DP_TRAINING_PATTERN_2 2 |
167 | # define DP_TRAINING_PATTERN_2 2 |
162 | # define DP_TRAINING_PATTERN_3 3 /* 1.2 */ |
168 | # define DP_TRAINING_PATTERN_3 3 /* 1.2 */ |
163 | # define DP_TRAINING_PATTERN_MASK 0x3 |
169 | # define DP_TRAINING_PATTERN_MASK 0x3 |
164 | 170 | ||
165 | # define DP_LINK_QUAL_PATTERN_DISABLE (0 << 2) |
171 | # define DP_LINK_QUAL_PATTERN_DISABLE (0 << 2) |
166 | # define DP_LINK_QUAL_PATTERN_D10_2 (1 << 2) |
172 | # define DP_LINK_QUAL_PATTERN_D10_2 (1 << 2) |
167 | # define DP_LINK_QUAL_PATTERN_ERROR_RATE (2 << 2) |
173 | # define DP_LINK_QUAL_PATTERN_ERROR_RATE (2 << 2) |
168 | # define DP_LINK_QUAL_PATTERN_PRBS7 (3 << 2) |
174 | # define DP_LINK_QUAL_PATTERN_PRBS7 (3 << 2) |
169 | # define DP_LINK_QUAL_PATTERN_MASK (3 << 2) |
175 | # define DP_LINK_QUAL_PATTERN_MASK (3 << 2) |
170 | 176 | ||
171 | # define DP_RECOVERED_CLOCK_OUT_EN (1 << 4) |
177 | # define DP_RECOVERED_CLOCK_OUT_EN (1 << 4) |
172 | # define DP_LINK_SCRAMBLING_DISABLE (1 << 5) |
178 | # define DP_LINK_SCRAMBLING_DISABLE (1 << 5) |
173 | 179 | ||
174 | # define DP_SYMBOL_ERROR_COUNT_BOTH (0 << 6) |
180 | # define DP_SYMBOL_ERROR_COUNT_BOTH (0 << 6) |
175 | # define DP_SYMBOL_ERROR_COUNT_DISPARITY (1 << 6) |
181 | # define DP_SYMBOL_ERROR_COUNT_DISPARITY (1 << 6) |
176 | # define DP_SYMBOL_ERROR_COUNT_SYMBOL (2 << 6) |
182 | # define DP_SYMBOL_ERROR_COUNT_SYMBOL (2 << 6) |
177 | # define DP_SYMBOL_ERROR_COUNT_MASK (3 << 6) |
183 | # define DP_SYMBOL_ERROR_COUNT_MASK (3 << 6) |
178 | 184 | ||
179 | #define DP_TRAINING_LANE0_SET 0x103 |
185 | #define DP_TRAINING_LANE0_SET 0x103 |
180 | #define DP_TRAINING_LANE1_SET 0x104 |
186 | #define DP_TRAINING_LANE1_SET 0x104 |
181 | #define DP_TRAINING_LANE2_SET 0x105 |
187 | #define DP_TRAINING_LANE2_SET 0x105 |
182 | #define DP_TRAINING_LANE3_SET 0x106 |
188 | #define DP_TRAINING_LANE3_SET 0x106 |
183 | 189 | ||
184 | # define DP_TRAIN_VOLTAGE_SWING_MASK 0x3 |
190 | # define DP_TRAIN_VOLTAGE_SWING_MASK 0x3 |
185 | # define DP_TRAIN_VOLTAGE_SWING_SHIFT 0 |
191 | # define DP_TRAIN_VOLTAGE_SWING_SHIFT 0 |
186 | # define DP_TRAIN_MAX_SWING_REACHED (1 << 2) |
192 | # define DP_TRAIN_MAX_SWING_REACHED (1 << 2) |
187 | # define DP_TRAIN_VOLTAGE_SWING_400 (0 << 0) |
193 | # define DP_TRAIN_VOLTAGE_SWING_400 (0 << 0) |
188 | # define DP_TRAIN_VOLTAGE_SWING_600 (1 << 0) |
194 | # define DP_TRAIN_VOLTAGE_SWING_600 (1 << 0) |
189 | # define DP_TRAIN_VOLTAGE_SWING_800 (2 << 0) |
195 | # define DP_TRAIN_VOLTAGE_SWING_800 (2 << 0) |
190 | # define DP_TRAIN_VOLTAGE_SWING_1200 (3 << 0) |
196 | # define DP_TRAIN_VOLTAGE_SWING_1200 (3 << 0) |
191 | 197 | ||
192 | # define DP_TRAIN_PRE_EMPHASIS_MASK (3 << 3) |
198 | # define DP_TRAIN_PRE_EMPHASIS_MASK (3 << 3) |
193 | # define DP_TRAIN_PRE_EMPHASIS_0 (0 << 3) |
199 | # define DP_TRAIN_PRE_EMPHASIS_0 (0 << 3) |
194 | # define DP_TRAIN_PRE_EMPHASIS_3_5 (1 << 3) |
200 | # define DP_TRAIN_PRE_EMPHASIS_3_5 (1 << 3) |
195 | # define DP_TRAIN_PRE_EMPHASIS_6 (2 << 3) |
201 | # define DP_TRAIN_PRE_EMPHASIS_6 (2 << 3) |
196 | # define DP_TRAIN_PRE_EMPHASIS_9_5 (3 << 3) |
202 | # define DP_TRAIN_PRE_EMPHASIS_9_5 (3 << 3) |
197 | 203 | ||
198 | # define DP_TRAIN_PRE_EMPHASIS_SHIFT 3 |
204 | # define DP_TRAIN_PRE_EMPHASIS_SHIFT 3 |
199 | # define DP_TRAIN_MAX_PRE_EMPHASIS_REACHED (1 << 5) |
205 | # define DP_TRAIN_MAX_PRE_EMPHASIS_REACHED (1 << 5) |
200 | 206 | ||
201 | #define DP_DOWNSPREAD_CTRL 0x107 |
207 | #define DP_DOWNSPREAD_CTRL 0x107 |
202 | # define DP_SPREAD_AMP_0_5 (1 << 4) |
208 | # define DP_SPREAD_AMP_0_5 (1 << 4) |
203 | # define DP_MSA_TIMING_PAR_IGNORE_EN (1 << 7) /* eDP */ |
209 | # define DP_MSA_TIMING_PAR_IGNORE_EN (1 << 7) /* eDP */ |
204 | 210 | ||
205 | #define DP_MAIN_LINK_CHANNEL_CODING_SET 0x108 |
211 | #define DP_MAIN_LINK_CHANNEL_CODING_SET 0x108 |
206 | # define DP_SET_ANSI_8B10B (1 << 0) |
212 | # define DP_SET_ANSI_8B10B (1 << 0) |
207 | 213 | ||
208 | #define DP_I2C_SPEED_CONTROL_STATUS 0x109 /* DPI */ |
214 | #define DP_I2C_SPEED_CONTROL_STATUS 0x109 /* DPI */ |
209 | /* bitmask as for DP_I2C_SPEED_CAP */ |
215 | /* bitmask as for DP_I2C_SPEED_CAP */ |
210 | 216 | ||
211 | #define DP_EDP_CONFIGURATION_SET 0x10a /* XXX 1.2? */ |
217 | #define DP_EDP_CONFIGURATION_SET 0x10a /* XXX 1.2? */ |
212 | 218 | ||
213 | #define DP_MSTM_CTRL 0x111 /* 1.2 */ |
219 | #define DP_MSTM_CTRL 0x111 /* 1.2 */ |
214 | # define DP_MST_EN (1 << 0) |
220 | # define DP_MST_EN (1 << 0) |
215 | # define DP_UP_REQ_EN (1 << 1) |
221 | # define DP_UP_REQ_EN (1 << 1) |
216 | # define DP_UPSTREAM_IS_SRC (1 << 2) |
222 | # define DP_UPSTREAM_IS_SRC (1 << 2) |
217 | 223 | ||
218 | #define DP_PSR_EN_CFG 0x170 /* XXX 1.2? */ |
224 | #define DP_PSR_EN_CFG 0x170 /* XXX 1.2? */ |
219 | # define DP_PSR_ENABLE (1 << 0) |
225 | # define DP_PSR_ENABLE (1 << 0) |
220 | # define DP_PSR_MAIN_LINK_ACTIVE (1 << 1) |
226 | # define DP_PSR_MAIN_LINK_ACTIVE (1 << 1) |
221 | # define DP_PSR_CRC_VERIFICATION (1 << 2) |
227 | # define DP_PSR_CRC_VERIFICATION (1 << 2) |
222 | # define DP_PSR_FRAME_CAPTURE (1 << 3) |
228 | # define DP_PSR_FRAME_CAPTURE (1 << 3) |
- | 229 | ||
- | 230 | #define DP_ADAPTER_CTRL 0x1a0 |
|
- | 231 | # define DP_ADAPTER_CTRL_FORCE_LOAD_SENSE (1 << 0) |
|
- | 232 | ||
- | 233 | #define DP_BRANCH_DEVICE_CTRL 0x1a1 |
|
- | 234 | # define DP_BRANCH_DEVICE_IRQ_HPD (1 << 0) |
|
- | 235 | ||
- | 236 | #define DP_PAYLOAD_ALLOCATE_SET 0x1c0 |
|
- | 237 | #define DP_PAYLOAD_ALLOCATE_START_TIME_SLOT 0x1c1 |
|
- | 238 | #define DP_PAYLOAD_ALLOCATE_TIME_SLOT_COUNT 0x1c2 |
|
223 | 239 | ||
224 | #define DP_SINK_COUNT 0x200 |
240 | #define DP_SINK_COUNT 0x200 |
225 | /* prior to 1.2 bit 7 was reserved mbz */ |
241 | /* prior to 1.2 bit 7 was reserved mbz */ |
226 | # define DP_GET_SINK_COUNT(x) ((((x) & 0x80) >> 1) | ((x) & 0x3f)) |
242 | # define DP_GET_SINK_COUNT(x) ((((x) & 0x80) >> 1) | ((x) & 0x3f)) |
227 | # define DP_SINK_CP_READY (1 << 6) |
243 | # define DP_SINK_CP_READY (1 << 6) |
228 | 244 | ||
229 | #define DP_DEVICE_SERVICE_IRQ_VECTOR 0x201 |
245 | #define DP_DEVICE_SERVICE_IRQ_VECTOR 0x201 |
230 | # define DP_REMOTE_CONTROL_COMMAND_PENDING (1 << 0) |
246 | # define DP_REMOTE_CONTROL_COMMAND_PENDING (1 << 0) |
231 | # define DP_AUTOMATED_TEST_REQUEST (1 << 1) |
247 | # define DP_AUTOMATED_TEST_REQUEST (1 << 1) |
232 | # define DP_CP_IRQ (1 << 2) |
248 | # define DP_CP_IRQ (1 << 2) |
- | 249 | # define DP_MCCS_IRQ (1 << 3) |
|
- | 250 | # define DP_DOWN_REP_MSG_RDY (1 << 4) /* 1.2 MST */ |
|
- | 251 | # define DP_UP_REQ_MSG_RDY (1 << 5) /* 1.2 MST */ |
|
233 | # define DP_SINK_SPECIFIC_IRQ (1 << 6) |
252 | # define DP_SINK_SPECIFIC_IRQ (1 << 6) |
234 | 253 | ||
235 | #define DP_LANE0_1_STATUS 0x202 |
254 | #define DP_LANE0_1_STATUS 0x202 |
236 | #define DP_LANE2_3_STATUS 0x203 |
255 | #define DP_LANE2_3_STATUS 0x203 |
237 | # define DP_LANE_CR_DONE (1 << 0) |
256 | # define DP_LANE_CR_DONE (1 << 0) |
238 | # define DP_LANE_CHANNEL_EQ_DONE (1 << 1) |
257 | # define DP_LANE_CHANNEL_EQ_DONE (1 << 1) |
239 | # define DP_LANE_SYMBOL_LOCKED (1 << 2) |
258 | # define DP_LANE_SYMBOL_LOCKED (1 << 2) |
240 | 259 | ||
241 | #define DP_CHANNEL_EQ_BITS (DP_LANE_CR_DONE | \ |
260 | #define DP_CHANNEL_EQ_BITS (DP_LANE_CR_DONE | \ |
242 | DP_LANE_CHANNEL_EQ_DONE | \ |
261 | DP_LANE_CHANNEL_EQ_DONE | \ |
243 | DP_LANE_SYMBOL_LOCKED) |
262 | DP_LANE_SYMBOL_LOCKED) |
244 | 263 | ||
245 | #define DP_LANE_ALIGN_STATUS_UPDATED 0x204 |
264 | #define DP_LANE_ALIGN_STATUS_UPDATED 0x204 |
246 | 265 | ||
247 | #define DP_INTERLANE_ALIGN_DONE (1 << 0) |
266 | #define DP_INTERLANE_ALIGN_DONE (1 << 0) |
248 | #define DP_DOWNSTREAM_PORT_STATUS_CHANGED (1 << 6) |
267 | #define DP_DOWNSTREAM_PORT_STATUS_CHANGED (1 << 6) |
249 | #define DP_LINK_STATUS_UPDATED (1 << 7) |
268 | #define DP_LINK_STATUS_UPDATED (1 << 7) |
250 | 269 | ||
251 | #define DP_SINK_STATUS 0x205 |
270 | #define DP_SINK_STATUS 0x205 |
252 | 271 | ||
253 | #define DP_RECEIVE_PORT_0_STATUS (1 << 0) |
272 | #define DP_RECEIVE_PORT_0_STATUS (1 << 0) |
254 | #define DP_RECEIVE_PORT_1_STATUS (1 << 1) |
273 | #define DP_RECEIVE_PORT_1_STATUS (1 << 1) |
255 | 274 | ||
256 | #define DP_ADJUST_REQUEST_LANE0_1 0x206 |
275 | #define DP_ADJUST_REQUEST_LANE0_1 0x206 |
257 | #define DP_ADJUST_REQUEST_LANE2_3 0x207 |
276 | #define DP_ADJUST_REQUEST_LANE2_3 0x207 |
258 | # define DP_ADJUST_VOLTAGE_SWING_LANE0_MASK 0x03 |
277 | # define DP_ADJUST_VOLTAGE_SWING_LANE0_MASK 0x03 |
259 | # define DP_ADJUST_VOLTAGE_SWING_LANE0_SHIFT 0 |
278 | # define DP_ADJUST_VOLTAGE_SWING_LANE0_SHIFT 0 |
260 | # define DP_ADJUST_PRE_EMPHASIS_LANE0_MASK 0x0c |
279 | # define DP_ADJUST_PRE_EMPHASIS_LANE0_MASK 0x0c |
261 | # define DP_ADJUST_PRE_EMPHASIS_LANE0_SHIFT 2 |
280 | # define DP_ADJUST_PRE_EMPHASIS_LANE0_SHIFT 2 |
262 | # define DP_ADJUST_VOLTAGE_SWING_LANE1_MASK 0x30 |
281 | # define DP_ADJUST_VOLTAGE_SWING_LANE1_MASK 0x30 |
263 | # define DP_ADJUST_VOLTAGE_SWING_LANE1_SHIFT 4 |
282 | # define DP_ADJUST_VOLTAGE_SWING_LANE1_SHIFT 4 |
264 | # define DP_ADJUST_PRE_EMPHASIS_LANE1_MASK 0xc0 |
283 | # define DP_ADJUST_PRE_EMPHASIS_LANE1_MASK 0xc0 |
265 | # define DP_ADJUST_PRE_EMPHASIS_LANE1_SHIFT 6 |
284 | # define DP_ADJUST_PRE_EMPHASIS_LANE1_SHIFT 6 |
266 | 285 | ||
267 | #define DP_TEST_REQUEST 0x218 |
286 | #define DP_TEST_REQUEST 0x218 |
268 | # define DP_TEST_LINK_TRAINING (1 << 0) |
287 | # define DP_TEST_LINK_TRAINING (1 << 0) |
269 | # define DP_TEST_LINK_VIDEO_PATTERN (1 << 1) |
288 | # define DP_TEST_LINK_VIDEO_PATTERN (1 << 1) |
270 | # define DP_TEST_LINK_EDID_READ (1 << 2) |
289 | # define DP_TEST_LINK_EDID_READ (1 << 2) |
271 | # define DP_TEST_LINK_PHY_TEST_PATTERN (1 << 3) /* DPCD >= 1.1 */ |
290 | # define DP_TEST_LINK_PHY_TEST_PATTERN (1 << 3) /* DPCD >= 1.1 */ |
272 | # define DP_TEST_LINK_FAUX_PATTERN (1 << 4) /* DPCD >= 1.2 */ |
291 | # define DP_TEST_LINK_FAUX_PATTERN (1 << 4) /* DPCD >= 1.2 */ |
273 | 292 | ||
274 | #define DP_TEST_LINK_RATE 0x219 |
293 | #define DP_TEST_LINK_RATE 0x219 |
275 | # define DP_LINK_RATE_162 (0x6) |
294 | # define DP_LINK_RATE_162 (0x6) |
276 | # define DP_LINK_RATE_27 (0xa) |
295 | # define DP_LINK_RATE_27 (0xa) |
277 | 296 | ||
278 | #define DP_TEST_LANE_COUNT 0x220 |
297 | #define DP_TEST_LANE_COUNT 0x220 |
279 | 298 | ||
280 | #define DP_TEST_PATTERN 0x221 |
299 | #define DP_TEST_PATTERN 0x221 |
- | 300 | ||
- | 301 | #define DP_TEST_CRC_R_CR 0x240 |
|
- | 302 | #define DP_TEST_CRC_G_Y 0x242 |
|
- | 303 | #define DP_TEST_CRC_B_CB 0x244 |
|
- | 304 | ||
- | 305 | #define DP_TEST_SINK_MISC 0x246 |
|
- | 306 | #define DP_TEST_CRC_SUPPORTED (1 << 5) |
|
281 | 307 | ||
282 | #define DP_TEST_RESPONSE 0x260 |
308 | #define DP_TEST_RESPONSE 0x260 |
283 | # define DP_TEST_ACK (1 << 0) |
309 | # define DP_TEST_ACK (1 << 0) |
284 | # define DP_TEST_NAK (1 << 1) |
310 | # define DP_TEST_NAK (1 << 1) |
285 | # define DP_TEST_EDID_CHECKSUM_WRITE (1 << 2) |
311 | # define DP_TEST_EDID_CHECKSUM_WRITE (1 << 2) |
- | 312 | ||
- | 313 | #define DP_TEST_EDID_CHECKSUM 0x261 |
|
- | 314 | ||
- | 315 | #define DP_TEST_SINK 0x270 |
|
- | 316 | #define DP_TEST_SINK_START (1 << 0) |
|
- | 317 | ||
- | 318 | #define DP_PAYLOAD_TABLE_UPDATE_STATUS 0x2c0 /* 1.2 MST */ |
|
- | 319 | # define DP_PAYLOAD_TABLE_UPDATED (1 << 0) |
|
- | 320 | # define DP_PAYLOAD_ACT_HANDLED (1 << 1) |
|
- | 321 | ||
- | 322 | #define DP_VC_PAYLOAD_ID_SLOT_1 0x2c1 /* 1.2 MST */ |
|
- | 323 | /* up to ID_SLOT_63 at 0x2ff */ |
|
286 | 324 | ||
287 | #define DP_SOURCE_OUI 0x300 |
325 | #define DP_SOURCE_OUI 0x300 |
288 | #define DP_SINK_OUI 0x400 |
326 | #define DP_SINK_OUI 0x400 |
289 | #define DP_BRANCH_OUI 0x500 |
327 | #define DP_BRANCH_OUI 0x500 |
290 | 328 | ||
291 | #define DP_SET_POWER 0x600 |
329 | #define DP_SET_POWER 0x600 |
292 | # define DP_SET_POWER_D0 0x1 |
330 | # define DP_SET_POWER_D0 0x1 |
293 | # define DP_SET_POWER_D3 0x2 |
331 | # define DP_SET_POWER_D3 0x2 |
- | 332 | # define DP_SET_POWER_MASK 0x3 |
|
- | 333 | ||
- | 334 | #define DP_SIDEBAND_MSG_DOWN_REQ_BASE 0x1000 /* 1.2 MST */ |
|
- | 335 | #define DP_SIDEBAND_MSG_UP_REP_BASE 0x1200 /* 1.2 MST */ |
|
- | 336 | #define DP_SIDEBAND_MSG_DOWN_REP_BASE 0x1400 /* 1.2 MST */ |
|
- | 337 | #define DP_SIDEBAND_MSG_UP_REQ_BASE 0x1600 /* 1.2 MST */ |
|
- | 338 | ||
- | 339 | #define DP_SINK_COUNT_ESI 0x2002 /* 1.2 */ |
|
- | 340 | /* 0-5 sink count */ |
|
- | 341 | # define DP_SINK_COUNT_CP_READY (1 << 6) |
|
- | 342 | ||
- | 343 | #define DP_DEVICE_SERVICE_IRQ_VECTOR_ESI0 0x2003 /* 1.2 */ |
|
- | 344 | ||
- | 345 | #define DP_DEVICE_SERVICE_IRQ_VECTOR_ESI1 0x2004 /* 1.2 */ |
|
- | 346 | ||
- | 347 | #define DP_LINK_SERVICE_IRQ_VECTOR_ESI0 0x2005 /* 1.2 */ |
|
294 | 348 | ||
295 | #define DP_PSR_ERROR_STATUS 0x2006 /* XXX 1.2? */ |
349 | #define DP_PSR_ERROR_STATUS 0x2006 /* XXX 1.2? */ |
296 | # define DP_PSR_LINK_CRC_ERROR (1 << 0) |
350 | # define DP_PSR_LINK_CRC_ERROR (1 << 0) |
297 | # define DP_PSR_RFB_STORAGE_ERROR (1 << 1) |
351 | # define DP_PSR_RFB_STORAGE_ERROR (1 << 1) |
298 | 352 | ||
299 | #define DP_PSR_ESI 0x2007 /* XXX 1.2? */ |
353 | #define DP_PSR_ESI 0x2007 /* XXX 1.2? */ |
300 | # define DP_PSR_CAPS_CHANGE (1 << 0) |
354 | # define DP_PSR_CAPS_CHANGE (1 << 0) |
301 | 355 | ||
302 | #define DP_PSR_STATUS 0x2008 /* XXX 1.2? */ |
356 | #define DP_PSR_STATUS 0x2008 /* XXX 1.2? */ |
303 | # define DP_PSR_SINK_INACTIVE 0 |
357 | # define DP_PSR_SINK_INACTIVE 0 |
304 | # define DP_PSR_SINK_ACTIVE_SRC_SYNCED 1 |
358 | # define DP_PSR_SINK_ACTIVE_SRC_SYNCED 1 |
305 | # define DP_PSR_SINK_ACTIVE_RFB 2 |
359 | # define DP_PSR_SINK_ACTIVE_RFB 2 |
306 | # define DP_PSR_SINK_ACTIVE_SINK_SYNCED 3 |
360 | # define DP_PSR_SINK_ACTIVE_SINK_SYNCED 3 |
307 | # define DP_PSR_SINK_ACTIVE_RESYNC 4 |
361 | # define DP_PSR_SINK_ACTIVE_RESYNC 4 |
308 | # define DP_PSR_SINK_INTERNAL_ERROR 7 |
362 | # define DP_PSR_SINK_INTERNAL_ERROR 7 |
309 | # define DP_PSR_SINK_STATE_MASK 0x07 |
363 | # define DP_PSR_SINK_STATE_MASK 0x07 |
- | 364 | ||
- | 365 | /* DP 1.2 Sideband message defines */ |
|
- | 366 | /* peer device type - DP 1.2a Table 2-92 */ |
|
- | 367 | #define DP_PEER_DEVICE_NONE 0x0 |
|
- | 368 | #define DP_PEER_DEVICE_SOURCE_OR_SST 0x1 |
|
- | 369 | #define DP_PEER_DEVICE_MST_BRANCHING 0x2 |
|
- | 370 | #define DP_PEER_DEVICE_SST_SINK 0x3 |
|
- | 371 | #define DP_PEER_DEVICE_DP_LEGACY_CONV 0x4 |
|
- | 372 | ||
- | 373 | /* DP 1.2 MST sideband request names DP 1.2a Table 2-80 */ |
|
- | 374 | #define DP_LINK_ADDRESS 0x01 |
|
- | 375 | #define DP_CONNECTION_STATUS_NOTIFY 0x02 |
|
- | 376 | #define DP_ENUM_PATH_RESOURCES 0x10 |
|
- | 377 | #define DP_ALLOCATE_PAYLOAD 0x11 |
|
- | 378 | #define DP_QUERY_PAYLOAD 0x12 |
|
- | 379 | #define DP_RESOURCE_STATUS_NOTIFY 0x13 |
|
- | 380 | #define DP_CLEAR_PAYLOAD_ID_TABLE 0x14 |
|
- | 381 | #define DP_REMOTE_DPCD_READ 0x20 |
|
- | 382 | #define DP_REMOTE_DPCD_WRITE 0x21 |
|
- | 383 | #define DP_REMOTE_I2C_READ 0x22 |
|
- | 384 | #define DP_REMOTE_I2C_WRITE 0x23 |
|
- | 385 | #define DP_POWER_UP_PHY 0x24 |
|
- | 386 | #define DP_POWER_DOWN_PHY 0x25 |
|
- | 387 | #define DP_SINK_EVENT_NOTIFY 0x30 |
|
- | 388 | #define DP_QUERY_STREAM_ENC_STATUS 0x38 |
|
- | 389 | ||
- | 390 | /* DP 1.2 MST sideband nak reasons - table 2.84 */ |
|
- | 391 | #define DP_NAK_WRITE_FAILURE 0x01 |
|
- | 392 | #define DP_NAK_INVALID_READ 0x02 |
|
- | 393 | #define DP_NAK_CRC_FAILURE 0x03 |
|
- | 394 | #define DP_NAK_BAD_PARAM 0x04 |
|
- | 395 | #define DP_NAK_DEFER 0x05 |
|
- | 396 | #define DP_NAK_LINK_FAILURE 0x06 |
|
- | 397 | #define DP_NAK_NO_RESOURCES 0x07 |
|
- | 398 | #define DP_NAK_DPCD_FAIL 0x08 |
|
- | 399 | #define DP_NAK_I2C_NAK 0x09 |
|
- | 400 | #define DP_NAK_ALLOCATE_FAIL 0x0a |
|
310 | 401 | ||
311 | #define MODE_I2C_START 1 |
402 | #define MODE_I2C_START 1 |
312 | #define MODE_I2C_WRITE 2 |
403 | #define MODE_I2C_WRITE 2 |
313 | #define MODE_I2C_READ 4 |
404 | #define MODE_I2C_READ 4 |
314 | #define MODE_I2C_STOP 8 |
405 | #define MODE_I2C_STOP 8 |
315 | 406 | ||
316 | /** |
407 | /** |
317 | * struct i2c_algo_dp_aux_data - driver interface structure for i2c over dp |
408 | * struct i2c_algo_dp_aux_data - driver interface structure for i2c over dp |
318 | * aux algorithm |
409 | * aux algorithm |
319 | * @running: set by the algo indicating whether an i2c is ongoing or whether |
410 | * @running: set by the algo indicating whether an i2c is ongoing or whether |
320 | * the i2c bus is quiescent |
411 | * the i2c bus is quiescent |
321 | * @address: i2c target address for the currently ongoing transfer |
412 | * @address: i2c target address for the currently ongoing transfer |
322 | * @aux_ch: driver callback to transfer a single byte of the i2c payload |
413 | * @aux_ch: driver callback to transfer a single byte of the i2c payload |
323 | */ |
414 | */ |
324 | struct i2c_algo_dp_aux_data { |
415 | struct i2c_algo_dp_aux_data { |
325 | bool running; |
416 | bool running; |
326 | u16 address; |
417 | u16 address; |
327 | int (*aux_ch) (struct i2c_adapter *adapter, |
418 | int (*aux_ch) (struct i2c_adapter *adapter, |
328 | int mode, uint8_t write_byte, |
419 | int mode, uint8_t write_byte, |
329 | uint8_t *read_byte); |
420 | uint8_t *read_byte); |
330 | }; |
421 | }; |
331 | 422 | ||
332 | int |
423 | int |
333 | i2c_dp_aux_add_bus(struct i2c_adapter *adapter); |
424 | i2c_dp_aux_add_bus(struct i2c_adapter *adapter); |
334 | 425 | ||
335 | 426 | ||
336 | #define DP_LINK_STATUS_SIZE 6 |
427 | #define DP_LINK_STATUS_SIZE 6 |
337 | bool drm_dp_channel_eq_ok(const u8 link_status[DP_LINK_STATUS_SIZE], |
428 | bool drm_dp_channel_eq_ok(const u8 link_status[DP_LINK_STATUS_SIZE], |
338 | int lane_count); |
429 | int lane_count); |
339 | bool drm_dp_clock_recovery_ok(const u8 link_status[DP_LINK_STATUS_SIZE], |
430 | bool drm_dp_clock_recovery_ok(const u8 link_status[DP_LINK_STATUS_SIZE], |
340 | int lane_count); |
431 | int lane_count); |
341 | u8 drm_dp_get_adjust_request_voltage(const u8 link_status[DP_LINK_STATUS_SIZE], |
432 | u8 drm_dp_get_adjust_request_voltage(const u8 link_status[DP_LINK_STATUS_SIZE], |
342 | int lane); |
433 | int lane); |
343 | u8 drm_dp_get_adjust_request_pre_emphasis(const u8 link_status[DP_LINK_STATUS_SIZE], |
434 | u8 drm_dp_get_adjust_request_pre_emphasis(const u8 link_status[DP_LINK_STATUS_SIZE], |
344 | int lane); |
435 | int lane); |
345 | 436 | ||
346 | #define DP_RECEIVER_CAP_SIZE 0xf |
437 | #define DP_RECEIVER_CAP_SIZE 0xf |
347 | #define EDP_PSR_RECEIVER_CAP_SIZE 2 |
438 | #define EDP_PSR_RECEIVER_CAP_SIZE 2 |
348 | 439 | ||
349 | void drm_dp_link_train_clock_recovery_delay(const u8 dpcd[DP_RECEIVER_CAP_SIZE]); |
440 | void drm_dp_link_train_clock_recovery_delay(const u8 dpcd[DP_RECEIVER_CAP_SIZE]); |
350 | void drm_dp_link_train_channel_eq_delay(const u8 dpcd[DP_RECEIVER_CAP_SIZE]); |
441 | void drm_dp_link_train_channel_eq_delay(const u8 dpcd[DP_RECEIVER_CAP_SIZE]); |
351 | 442 | ||
352 | u8 drm_dp_link_rate_to_bw_code(int link_rate); |
443 | u8 drm_dp_link_rate_to_bw_code(int link_rate); |
353 | int drm_dp_bw_code_to_link_rate(u8 link_bw); |
444 | int drm_dp_bw_code_to_link_rate(u8 link_bw); |
354 | 445 | ||
355 | struct edp_sdp_header { |
446 | struct edp_sdp_header { |
356 | u8 HB0; /* Secondary Data Packet ID */ |
447 | u8 HB0; /* Secondary Data Packet ID */ |
357 | u8 HB1; /* Secondary Data Packet Type */ |
448 | u8 HB1; /* Secondary Data Packet Type */ |
358 | u8 HB2; /* 7:5 reserved, 4:0 revision number */ |
449 | u8 HB2; /* 7:5 reserved, 4:0 revision number */ |
359 | u8 HB3; /* 7:5 reserved, 4:0 number of valid data bytes */ |
450 | u8 HB3; /* 7:5 reserved, 4:0 number of valid data bytes */ |
360 | } __packed; |
451 | } __packed; |
361 | 452 | ||
362 | #define EDP_SDP_HEADER_REVISION_MASK 0x1F |
453 | #define EDP_SDP_HEADER_REVISION_MASK 0x1F |
363 | #define EDP_SDP_HEADER_VALID_PAYLOAD_BYTES 0x1F |
454 | #define EDP_SDP_HEADER_VALID_PAYLOAD_BYTES 0x1F |
364 | 455 | ||
365 | struct edp_vsc_psr { |
456 | struct edp_vsc_psr { |
366 | struct edp_sdp_header sdp_header; |
457 | struct edp_sdp_header sdp_header; |
367 | u8 DB0; /* Stereo Interface */ |
458 | u8 DB0; /* Stereo Interface */ |
368 | u8 DB1; /* 0 - PSR State; 1 - Update RFB; 2 - CRC Valid */ |
459 | u8 DB1; /* 0 - PSR State; 1 - Update RFB; 2 - CRC Valid */ |
369 | u8 DB2; /* CRC value bits 7:0 of the R or Cr component */ |
460 | u8 DB2; /* CRC value bits 7:0 of the R or Cr component */ |
370 | u8 DB3; /* CRC value bits 15:8 of the R or Cr component */ |
461 | u8 DB3; /* CRC value bits 15:8 of the R or Cr component */ |
371 | u8 DB4; /* CRC value bits 7:0 of the G or Y component */ |
462 | u8 DB4; /* CRC value bits 7:0 of the G or Y component */ |
372 | u8 DB5; /* CRC value bits 15:8 of the G or Y component */ |
463 | u8 DB5; /* CRC value bits 15:8 of the G or Y component */ |
373 | u8 DB6; /* CRC value bits 7:0 of the B or Cb component */ |
464 | u8 DB6; /* CRC value bits 7:0 of the B or Cb component */ |
374 | u8 DB7; /* CRC value bits 15:8 of the B or Cb component */ |
465 | u8 DB7; /* CRC value bits 15:8 of the B or Cb component */ |
375 | u8 DB8_31[24]; /* Reserved */ |
466 | u8 DB8_31[24]; /* Reserved */ |
376 | } __packed; |
467 | } __packed; |
377 | 468 | ||
378 | #define EDP_VSC_PSR_STATE_ACTIVE (1<<0) |
469 | #define EDP_VSC_PSR_STATE_ACTIVE (1<<0) |
379 | #define EDP_VSC_PSR_UPDATE_RFB (1<<1) |
470 | #define EDP_VSC_PSR_UPDATE_RFB (1<<1) |
380 | #define EDP_VSC_PSR_CRC_VALUES_VALID (1<<2) |
471 | #define EDP_VSC_PSR_CRC_VALUES_VALID (1<<2) |
381 | 472 | ||
382 | static inline int |
473 | static inline int |
383 | drm_dp_max_link_rate(const u8 dpcd[DP_RECEIVER_CAP_SIZE]) |
474 | drm_dp_max_link_rate(const u8 dpcd[DP_RECEIVER_CAP_SIZE]) |
384 | { |
475 | { |
385 | return drm_dp_bw_code_to_link_rate(dpcd[DP_MAX_LINK_RATE]); |
476 | return drm_dp_bw_code_to_link_rate(dpcd[DP_MAX_LINK_RATE]); |
386 | } |
477 | } |
387 | 478 | ||
388 | static inline u8 |
479 | static inline u8 |
389 | drm_dp_max_lane_count(const u8 dpcd[DP_RECEIVER_CAP_SIZE]) |
480 | drm_dp_max_lane_count(const u8 dpcd[DP_RECEIVER_CAP_SIZE]) |
390 | { |
481 | { |
391 | return dpcd[DP_MAX_LANE_COUNT] & DP_MAX_LANE_COUNT_MASK; |
482 | return dpcd[DP_MAX_LANE_COUNT] & DP_MAX_LANE_COUNT_MASK; |
392 | } |
483 | } |
393 | 484 | ||
394 | static inline bool |
485 | static inline bool |
395 | drm_dp_enhanced_frame_cap(const u8 dpcd[DP_RECEIVER_CAP_SIZE]) |
486 | drm_dp_enhanced_frame_cap(const u8 dpcd[DP_RECEIVER_CAP_SIZE]) |
396 | { |
487 | { |
397 | return dpcd[DP_DPCD_REV] >= 0x11 && |
488 | return dpcd[DP_DPCD_REV] >= 0x11 && |
398 | (dpcd[DP_MAX_LANE_COUNT] & DP_ENHANCED_FRAME_CAP); |
489 | (dpcd[DP_MAX_LANE_COUNT] & DP_ENHANCED_FRAME_CAP); |
399 | } |
490 | } |
- | 491 | ||
- | 492 | /* |
|
- | 493 | * DisplayPort AUX channel |
|
- | 494 | */ |
|
- | 495 | ||
- | 496 | /** |
|
- | 497 | * struct drm_dp_aux_msg - DisplayPort AUX channel transaction |
|
- | 498 | * @address: address of the (first) register to access |
|
- | 499 | * @request: contains the type of transaction (see DP_AUX_* macros) |
|
- | 500 | * @reply: upon completion, contains the reply type of the transaction |
|
- | 501 | * @buffer: pointer to a transmission or reception buffer |
|
- | 502 | * @size: size of @buffer |
|
- | 503 | */ |
|
- | 504 | struct drm_dp_aux_msg { |
|
- | 505 | unsigned int address; |
|
- | 506 | u8 request; |
|
- | 507 | u8 reply; |
|
- | 508 | void *buffer; |
|
- | 509 | size_t size; |
|
- | 510 | }; |
|
- | 511 | ||
- | 512 | /** |
|
- | 513 | * struct drm_dp_aux - DisplayPort AUX channel |
|
- | 514 | * @name: user-visible name of this AUX channel and the I2C-over-AUX adapter |
|
- | 515 | * @ddc: I2C adapter that can be used for I2C-over-AUX communication |
|
- | 516 | * @dev: pointer to struct device that is the parent for this AUX channel |
|
- | 517 | * @hw_mutex: internal mutex used for locking transfers |
|
- | 518 | * @transfer: transfers a message representing a single AUX transaction |
|
- | 519 | * |
|
- | 520 | * The .dev field should be set to a pointer to the device that implements |
|
- | 521 | * the AUX channel. |
|
- | 522 | * |
|
- | 523 | * The .name field may be used to specify the name of the I2C adapter. If set to |
|
- | 524 | * NULL, dev_name() of .dev will be used. |
|
- | 525 | * |
|
- | 526 | * Drivers provide a hardware-specific implementation of how transactions |
|
- | 527 | * are executed via the .transfer() function. A pointer to a drm_dp_aux_msg |
|
- | 528 | * structure describing the transaction is passed into this function. Upon |
|
- | 529 | * success, the implementation should return the number of payload bytes |
|
- | 530 | * that were transferred, or a negative error-code on failure. Helpers |
|
- | 531 | * propagate errors from the .transfer() function, with the exception of |
|
- | 532 | * the -EBUSY error, which causes a transaction to be retried. On a short, |
|
- | 533 | * helpers will return -EPROTO to make it simpler to check for failure. |
|
- | 534 | * |
|
- | 535 | * An AUX channel can also be used to transport I2C messages to a sink. A |
|
- | 536 | * typical application of that is to access an EDID that's present in the |
|
- | 537 | * sink device. The .transfer() function can also be used to execute such |
|
- | 538 | * transactions. The drm_dp_aux_register_i2c_bus() function registers an |
|
- | 539 | * I2C adapter that can be passed to drm_probe_ddc(). Upon removal, drivers |
|
- | 540 | * should call drm_dp_aux_unregister_i2c_bus() to remove the I2C adapter. |
|
- | 541 | * |
|
- | 542 | * Note that the aux helper code assumes that the .transfer() function |
|
- | 543 | * only modifies the reply field of the drm_dp_aux_msg structure. The |
|
- | 544 | * retry logic and i2c helpers assume this is the case. |
|
- | 545 | */ |
|
- | 546 | struct drm_dp_aux { |
|
- | 547 | const char *name; |
|
- | 548 | struct i2c_adapter ddc; |
|
- | 549 | struct device *dev; |
|
- | 550 | struct mutex hw_mutex; |
|
- | 551 | ssize_t (*transfer)(struct drm_dp_aux *aux, |
|
- | 552 | struct drm_dp_aux_msg *msg); |
|
- | 553 | }; |
|
- | 554 | ||
- | 555 | ssize_t drm_dp_dpcd_read(struct drm_dp_aux *aux, unsigned int offset, |
|
- | 556 | void *buffer, size_t size); |
|
- | 557 | ssize_t drm_dp_dpcd_write(struct drm_dp_aux *aux, unsigned int offset, |
|
- | 558 | void *buffer, size_t size); |
|
- | 559 | ||
- | 560 | /** |
|
- | 561 | * drm_dp_dpcd_readb() - read a single byte from the DPCD |
|
- | 562 | * @aux: DisplayPort AUX channel |
|
- | 563 | * @offset: address of the register to read |
|
- | 564 | * @valuep: location where the value of the register will be stored |
|
- | 565 | * |
|
- | 566 | * Returns the number of bytes transferred (1) on success, or a negative |
|
- | 567 | * error code on failure. |
|
- | 568 | */ |
|
- | 569 | static inline ssize_t drm_dp_dpcd_readb(struct drm_dp_aux *aux, |
|
- | 570 | unsigned int offset, u8 *valuep) |
|
- | 571 | { |
|
- | 572 | return drm_dp_dpcd_read(aux, offset, valuep, 1); |
|
- | 573 | } |
|
- | 574 | ||
- | 575 | /** |
|
- | 576 | * drm_dp_dpcd_writeb() - write a single byte to the DPCD |
|
- | 577 | * @aux: DisplayPort AUX channel |
|
- | 578 | * @offset: address of the register to write |
|
- | 579 | * @value: value to write to the register |
|
- | 580 | * |
|
- | 581 | * Returns the number of bytes transferred (1) on success, or a negative |
|
- | 582 | * error code on failure. |
|
- | 583 | */ |
|
- | 584 | static inline ssize_t drm_dp_dpcd_writeb(struct drm_dp_aux *aux, |
|
- | 585 | unsigned int offset, u8 value) |
|
- | 586 | { |
|
- | 587 | return drm_dp_dpcd_write(aux, offset, &value, 1); |
|
- | 588 | } |
|
- | 589 | ||
- | 590 | int drm_dp_dpcd_read_link_status(struct drm_dp_aux *aux, |
|
- | 591 | u8 status[DP_LINK_STATUS_SIZE]); |
|
- | 592 | ||
- | 593 | /* |
|
- | 594 | * DisplayPort link |
|
- | 595 | */ |
|
- | 596 | #define DP_LINK_CAP_ENHANCED_FRAMING (1 << 0) |
|
- | 597 | ||
- | 598 | struct drm_dp_link { |
|
- | 599 | unsigned char revision; |
|
- | 600 | unsigned int rate; |
|
- | 601 | unsigned int num_lanes; |
|
- | 602 | unsigned long capabilities; |
|
- | 603 | }; |
|
- | 604 | ||
- | 605 | int drm_dp_link_probe(struct drm_dp_aux *aux, struct drm_dp_link *link); |
|
- | 606 | int drm_dp_link_power_up(struct drm_dp_aux *aux, struct drm_dp_link *link); |
|
- | 607 | int drm_dp_link_configure(struct drm_dp_aux *aux, struct drm_dp_link *link); |
|
- | 608 | ||
- | 609 | int drm_dp_aux_register(struct drm_dp_aux *aux); |
|
- | 610 | void drm_dp_aux_unregister(struct drm_dp_aux *aux); |
|
400 | 611 | ||
401 | #endif /* _DRM_DP_HELPER_H_ */2) |
612 | #endif /* _DRM_DP_HELPER_H_ */><>2) |
402 | 613 | ||
403 | static><2) |
614 | static><2) |
404 | 615 | ||
405 | static>1) |
616 | static>1) |
406 | #define><1) |
617 | #define><1) |
407 | #define>0) |
618 | #define>0) |
408 | #define><0) |
619 | #define><0) |
409 | #define>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><> |
620 | #define>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><>><> |