Rev 1408 | Rev 2967 | Go to most recent revision | Show entire file | Regard whitespace | Details | Blame | Last modification | View Log | RSS feed
Rev 1408 | Rev 1964 | ||
---|---|---|---|
Line 21... | Line 21... | ||
21 | */ |
21 | */ |
Line 22... | Line 22... | ||
22 | 22 | ||
23 | #ifndef _DRM_DP_HELPER_H_ |
23 | #ifndef _DRM_DP_HELPER_H_ |
Line -... | Line 24... | ||
- | 24 | #define _DRM_DP_HELPER_H_ |
|
- | 25 | ||
- | 26 | #include |
|
24 | #define _DRM_DP_HELPER_H_ |
27 | #include |
Line 25... | Line 28... | ||
25 | 28 | ||
26 | /* From the VESA DisplayPort spec */ |
29 | /* From the VESA DisplayPort spec */ |
27 | 30 | ||
Line 48... | Line 51... | ||
48 | 51 | ||
Line 49... | Line 52... | ||
49 | #define DP_MAX_LINK_RATE 0x001 |
52 | #define DP_MAX_LINK_RATE 0x001 |
50 | 53 | ||
- | 54 | #define DP_MAX_LANE_COUNT 0x002 |
|
51 | #define DP_MAX_LANE_COUNT 0x002 |
55 | # define DP_MAX_LANE_COUNT_MASK 0x1f |
Line 52... | Line 56... | ||
52 | # define DP_MAX_LANE_COUNT_MASK 0x1f |
56 | # define DP_TPS3_SUPPORTED (1 << 6) |
53 | # define DP_ENHANCED_FRAME_CAP (1 << 7) |
57 | # define DP_ENHANCED_FRAME_CAP (1 << 7) |
Line 66... | Line 70... | ||
66 | /* 11b = Other */ |
70 | /* 11b = Other */ |
67 | # define DP_FORMAT_CONVERSION (1 << 3) |
71 | # define DP_FORMAT_CONVERSION (1 << 3) |
Line 68... | Line 72... | ||
68 | 72 | ||
Line -... | Line 73... | ||
- | 73 | #define DP_MAIN_LINK_CHANNEL_CODING 0x006 |
|
- | 74 | ||
69 | #define DP_MAIN_LINK_CHANNEL_CODING 0x006 |
75 | #define DP_TRAINING_AUX_RD_INTERVAL 0x00e |
70 | 76 | ||
71 | /* link configuration */ |
77 | /* link configuration */ |
72 | #define DP_LINK_BW_SET 0x100 |
78 | #define DP_LINK_BW_SET 0x100 |
- | 79 | # define DP_LINK_BW_1_62 0x06 |
|
Line 73... | Line 80... | ||
73 | # define DP_LINK_BW_1_62 0x06 |
80 | # define DP_LINK_BW_2_7 0x0a |
74 | # define DP_LINK_BW_2_7 0x0a |
81 | # define DP_LINK_BW_5_4 0x14 |
75 | 82 | ||
Line 76... | Line 83... | ||
76 | #define DP_LANE_COUNT_SET 0x101 |
83 | #define DP_LANE_COUNT_SET 0x101 |
77 | # define DP_LANE_COUNT_MASK 0x0f |
84 | # define DP_LANE_COUNT_MASK 0x0f |
78 | # define DP_LANE_COUNT_ENHANCED_FRAME_EN (1 << 7) |
85 | # define DP_LANE_COUNT_ENHANCED_FRAME_EN (1 << 7) |
79 | 86 | ||
- | 87 | #define DP_TRAINING_PATTERN_SET 0x102 |
|
80 | #define DP_TRAINING_PATTERN_SET 0x102 |
88 | # define DP_TRAINING_PATTERN_DISABLE 0 |
Line 81... | Line 89... | ||
81 | # define DP_TRAINING_PATTERN_DISABLE 0 |
89 | # define DP_TRAINING_PATTERN_1 1 |
82 | # define DP_TRAINING_PATTERN_1 1 |
90 | # define DP_TRAINING_PATTERN_2 2 |
83 | # define DP_TRAINING_PATTERN_2 2 |
91 | # define DP_TRAINING_PATTERN_3 3 |