Rev 897 | Rev 928 | Go to most recent revision | Only display areas with differences | Regard whitespace | Details | Blame | Last modification | View Log | RSS feed
Rev 897 | Rev 908 | ||
---|---|---|---|
1 | ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;; |
1 | ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;; |
2 | ;; ;; |
2 | ;; ;; |
3 | ;; Copyright (C) KolibriOS team 2004-2007. All rights reserved. ;; |
3 | ;; Copyright (C) KolibriOS team 2004-2007. All rights reserved. ;; |
4 | ;; Distributed under terms of the GNU General Public License ;; |
4 | ;; Distributed under terms of the GNU General Public License ;; |
5 | ;; ;; |
5 | ;; ;; |
6 | ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;; |
6 | ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;; |
7 | 7 | ||
8 | $Revision: 897 $ |
8 | $Revision: 908 $ |
9 | 9 | ||
10 | 10 | ||
11 | dpl0 equ 10010000b ; data read dpl0 |
11 | dpl0 equ 10010000b ; data read dpl0 |
12 | drw0 equ 10010010b ; data read/write dpl0 |
12 | drw0 equ 10010010b ; data read/write dpl0 |
13 | drw3 equ 11110010b ; data read/write dpl3 |
13 | drw3 equ 11110010b ; data read/write dpl3 |
14 | cpl0 equ 10011010b ; code read dpl0 |
14 | cpl0 equ 10011010b ; code read dpl0 |
15 | cpl3 equ 11111010b ; code read dpl3 |
15 | cpl3 equ 11111010b ; code read dpl3 |
16 | 16 | ||
17 | D32 equ 01000000b ; 32bit segment |
17 | D32 equ 01000000b ; 32bit segment |
18 | G32 equ 10000000b ; page gran |
18 | G32 equ 10000000b ; page gran |
19 | 19 | ||
20 | 20 | ||
21 | ;;;;;;;;;;;;cpu_caps flags;;;;;;;;;;;;;;;; |
21 | ;;;;;;;;;;;;cpu_caps flags;;;;;;;;;;;;;;;; |
22 | 22 | ||
23 | CPU_386 equ 3 |
23 | CPU_386 equ 3 |
24 | CPU_486 equ 4 |
24 | CPU_486 equ 4 |
25 | CPU_PENTIUM equ 5 |
25 | CPU_PENTIUM equ 5 |
26 | CPU_P6 equ 6 |
26 | CPU_P6 equ 6 |
27 | CPU_PENTIUM4 equ 0x0F |
27 | CPU_PENTIUM4 equ 0x0F |
28 | 28 | ||
29 | CAPS_FPU equ 00 ;on-chip x87 floating point unit |
29 | CAPS_FPU equ 00 ;on-chip x87 floating point unit |
30 | CAPS_VME equ 01 ;virtual-mode enhancements |
30 | CAPS_VME equ 01 ;virtual-mode enhancements |
31 | CAPS_DE equ 02 ;debugging extensions |
31 | CAPS_DE equ 02 ;debugging extensions |
32 | CAPS_PSE equ 03 ;page-size extensions |
32 | CAPS_PSE equ 03 ;page-size extensions |
33 | CAPS_TSC equ 04 ;time stamp counter |
33 | CAPS_TSC equ 04 ;time stamp counter |
34 | CAPS_MSR equ 05 ;model-specific registers |
34 | CAPS_MSR equ 05 ;model-specific registers |
35 | CAPS_PAE equ 06 ;physical-address extensions |
35 | CAPS_PAE equ 06 ;physical-address extensions |
36 | CAPS_MCE equ 07 ;machine check exception |
36 | CAPS_MCE equ 07 ;machine check exception |
37 | CAPS_CX8 equ 08 ;CMPXCHG8B instruction |
37 | CAPS_CX8 equ 08 ;CMPXCHG8B instruction |
38 | CAPS_APIC equ 09 ;on-chip advanced programmable |
38 | CAPS_APIC equ 09 ;on-chip advanced programmable |
39 | ; interrupt controller |
39 | ; interrupt controller |
40 | ; 10 ;unused |
40 | ; 10 ;unused |
41 | CAPS_SEP equ 11 ;SYSENTER and SYSEXIT instructions |
41 | CAPS_SEP equ 11 ;SYSENTER and SYSEXIT instructions |
42 | CAPS_MTRR equ 12 ;memory-type range registers |
42 | CAPS_MTRR equ 12 ;memory-type range registers |
43 | CAPS_PGE equ 13 ;page global extension |
43 | CAPS_PGE equ 13 ;page global extension |
44 | CAPS_MCA equ 14 ;machine check architecture |
44 | CAPS_MCA equ 14 ;machine check architecture |
45 | CAPS_CMOV equ 15 ;conditional move instructions |
45 | CAPS_CMOV equ 15 ;conditional move instructions |
46 | CAPS_PAT equ 16 ;page attribute table |
46 | CAPS_PAT equ 16 ;page attribute table |
47 | 47 | ||
48 | CAPS_PSE36 equ 17 ;page-size extensions |
48 | CAPS_PSE36 equ 17 ;page-size extensions |
49 | CAPS_PSN equ 18 ;processor serial number |
49 | CAPS_PSN equ 18 ;processor serial number |
50 | CAPS_CLFLUSH equ 19 ;CLFUSH instruction |
50 | CAPS_CLFLUSH equ 19 ;CLFUSH instruction |
51 | 51 | ||
52 | CAPS_DS equ 21 ;debug store |
52 | CAPS_DS equ 21 ;debug store |
53 | CAPS_ACPI equ 22 ;thermal monitor and software |
53 | CAPS_ACPI equ 22 ;thermal monitor and software |
54 | ;controlled clock supported |
54 | ;controlled clock supported |
55 | CAPS_MMX equ 23 ;MMX instructions |
55 | CAPS_MMX equ 23 ;MMX instructions |
56 | CAPS_FXSR equ 24 ;FXSAVE and FXRSTOR instructions |
56 | CAPS_FXSR equ 24 ;FXSAVE and FXRSTOR instructions |
57 | CAPS_SSE equ 25 ;SSE instructions |
57 | CAPS_SSE equ 25 ;SSE instructions |
58 | CAPS_SSE2 equ 26 ;SSE2 instructions |
58 | CAPS_SSE2 equ 26 ;SSE2 instructions |
59 | CAPS_SS equ 27 ;self-snoop |
59 | CAPS_SS equ 27 ;self-snoop |
60 | CAPS_HTT equ 28 ;hyper-threading technology |
60 | CAPS_HTT equ 28 ;hyper-threading technology |
61 | CAPS_TM equ 29 ;thermal monitor supported |
61 | CAPS_TM equ 29 ;thermal monitor supported |
62 | CAPS_IA64 equ 30 ;IA64 capabilities |
62 | CAPS_IA64 equ 30 ;IA64 capabilities |
63 | CAPS_PBE equ 31 ;pending break enable |
63 | CAPS_PBE equ 31 ;pending break enable |
64 | 64 | ||
65 | ;ecx |
65 | ;ecx |
66 | CAPS_SSE3 equ 32 ;SSE3 instructions |
66 | CAPS_SSE3 equ 32 ;SSE3 instructions |
67 | ; 33 |
67 | ; 33 |
68 | ; 34 |
68 | ; 34 |
69 | CAPS_MONITOR equ 35 ;MONITOR/MWAIT instructions |
69 | CAPS_MONITOR equ 35 ;MONITOR/MWAIT instructions |
70 | CAPS_DS_CPL equ 36 ; |
70 | CAPS_DS_CPL equ 36 ; |
71 | CAPS_VMX equ 37 ;virtual mode extensions |
71 | CAPS_VMX equ 37 ;virtual mode extensions |
72 | ; 38 ; |
72 | ; 38 ; |
73 | CAPS_EST equ 39 ;enhansed speed step |
73 | CAPS_EST equ 39 ;enhansed speed step |
74 | CAPS_TM2 equ 40 ;thermal monitor2 supported |
74 | CAPS_TM2 equ 40 ;thermal monitor2 supported |
75 | ; 41 |
75 | ; 41 |
76 | CAPS_CID equ 42 ; |
76 | CAPS_CID equ 42 ; |
77 | ; 43 |
77 | ; 43 |
78 | ; 44 |
78 | ; 44 |
79 | CAPS_CX16 equ 45 ;CMPXCHG16B instruction |
79 | CAPS_CX16 equ 45 ;CMPXCHG16B instruction |
80 | CAPS_xTPR equ 46 ; |
80 | CAPS_xTPR equ 46 ; |
81 | ; |
81 | ; |
82 | ;reserved |
82 | ;reserved |
83 | ; |
83 | ; |
84 | ;ext edx /ecx |
84 | ;ext edx /ecx |
85 | CAPS_SYSCAL equ 64 ; |
85 | CAPS_SYSCAL equ 64 ; |
86 | CAPS_XD equ 65 ;execution disable |
86 | CAPS_XD equ 65 ;execution disable |
87 | CAPS_FFXSR equ 66 ; |
87 | CAPS_FFXSR equ 66 ; |
88 | CAPS_RDTSCP equ 67 ; |
88 | CAPS_RDTSCP equ 67 ; |
89 | CAPS_X64 equ 68 ; |
89 | CAPS_X64 equ 68 ; |
90 | CAPS_3DNOW equ 69 ; |
90 | CAPS_3DNOW equ 69 ; |
91 | CAPS_3DNOWEXT equ 70 ; |
91 | CAPS_3DNOWEXT equ 70 ; |
92 | CAPS_LAHF equ 71 ; |
92 | CAPS_LAHF equ 71 ; |
93 | CAPS_CMP_LEG equ 72 ; |
93 | CAPS_CMP_LEG equ 72 ; |
94 | CAPS_SVM equ 73 ;secure virual machine |
94 | CAPS_SVM equ 73 ;secure virual machine |
95 | CAPS_ALTMOVCR8 equ 74 ; |
95 | CAPS_ALTMOVCR8 equ 74 ; |
96 | 96 | ||
97 | ; CPU MSR names |
97 | ; CPU MSR names |
98 | MSR_SYSENTER_CS equ 0x174 |
98 | MSR_SYSENTER_CS equ 0x174 |
99 | MSR_SYSENTER_ESP equ 0x175 |
99 | MSR_SYSENTER_ESP equ 0x175 |
100 | MSR_SYSENTER_EIP equ 0x176 |
100 | MSR_SYSENTER_EIP equ 0x176 |
101 | MSR_AMD_EFER equ 0xC0000080 ; Extended Feature Enable Register |
101 | MSR_AMD_EFER equ 0xC0000080 ; Extended Feature Enable Register |
102 | MSR_AMD_STAR equ 0xC0000081 ; SYSCALL/SYSRET Target Address Register |
102 | MSR_AMD_STAR equ 0xC0000081 ; SYSCALL/SYSRET Target Address Register |
103 | 103 | ||
104 | CR0_PE equ 0x00000001 ;protected mode |
104 | CR0_PE equ 0x00000001 ;protected mode |
105 | CR0_MP equ 0x00000002 ;monitor fpu |
105 | CR0_MP equ 0x00000002 ;monitor fpu |
106 | CR0_EM equ 0x00000004 ;fpu emulation |
106 | CR0_EM equ 0x00000004 ;fpu emulation |
107 | CR0_TS equ 0x00000008 ;task switch |
107 | CR0_TS equ 0x00000008 ;task switch |
108 | CR0_ET equ 0x00000010 ;extension type hardcoded to 1 |
108 | CR0_ET equ 0x00000010 ;extension type hardcoded to 1 |
109 | CR0_NE equ 0x00000020 ;numeric error |
109 | CR0_NE equ 0x00000020 ;numeric error |
110 | CR0_WP equ 0x00010000 ;write protect |
110 | CR0_WP equ 0x00010000 ;write protect |
111 | CR0_AM equ 0x00040000 ;alignment check |
111 | CR0_AM equ 0x00040000 ;alignment check |
112 | CR0_NW equ 0x20000000 ;not write-through |
112 | CR0_NW equ 0x20000000 ;not write-through |
113 | CR0_CD equ 0x40000000 ;cache disable |
113 | CR0_CD equ 0x40000000 ;cache disable |
114 | CR0_PG equ 0x80000000 ;paging |
114 | CR0_PG equ 0x80000000 ;paging |
115 | 115 | ||
116 | 116 | ||
117 | CR4_VME equ 0x0001 |
117 | CR4_VME equ 0x0001 |
118 | CR4_PVI equ 0x0002 |
118 | CR4_PVI equ 0x0002 |
119 | CR4_TSD equ 0x0004 |
119 | CR4_TSD equ 0x0004 |
120 | CR4_DE equ 0x0008 |
120 | CR4_DE equ 0x0008 |
121 | CR4_PSE equ 0x0010 |
121 | CR4_PSE equ 0x0010 |
122 | CR4_PAE equ 0x0020 |
122 | CR4_PAE equ 0x0020 |
123 | CR4_MCE equ 0x0040 |
123 | CR4_MCE equ 0x0040 |
124 | CR4_PGE equ 0x0080 |
124 | CR4_PGE equ 0x0080 |
125 | CR4_PCE equ 0x0100 |
125 | CR4_PCE equ 0x0100 |
126 | CR4_OSFXSR equ 0x0200 |
126 | CR4_OSFXSR equ 0x0200 |
127 | CR4_OSXMMEXPT equ 0x0400 |
127 | CR4_OSXMMEXPT equ 0x0400 |
128 | 128 | ||
129 | SSE_IE equ 0x0001 |
129 | SSE_IE equ 0x0001 |
130 | SSE_DE equ 0x0002 |
130 | SSE_DE equ 0x0002 |
131 | SSE_ZE equ 0x0004 |
131 | SSE_ZE equ 0x0004 |
132 | SSE_OE equ 0x0008 |
132 | SSE_OE equ 0x0008 |
133 | SSE_UE equ 0x0010 |
133 | SSE_UE equ 0x0010 |
134 | SSE_PE equ 0x0020 |
134 | SSE_PE equ 0x0020 |
135 | SSE_DAZ equ 0x0040 |
135 | SSE_DAZ equ 0x0040 |
136 | SSE_IM equ 0x0080 |
136 | SSE_IM equ 0x0080 |
137 | SSE_DM equ 0x0100 |
137 | SSE_DM equ 0x0100 |
138 | SSE_ZM equ 0x0200 |
138 | SSE_ZM equ 0x0200 |
139 | SSE_OM equ 0x0400 |
139 | SSE_OM equ 0x0400 |
140 | SSE_UM equ 0x0800 |
140 | SSE_UM equ 0x0800 |
141 | SSE_PM equ 0x1000 |
141 | SSE_PM equ 0x1000 |
142 | SSE_FZ equ 0x8000 |
142 | SSE_FZ equ 0x8000 |
143 | 143 | ||
144 | SSE_INIT equ (SSE_IM+SSE_DM+SSE_ZM+SSE_OM+SSE_UM+SSE_PM) |
144 | SSE_INIT equ (SSE_IM+SSE_DM+SSE_ZM+SSE_OM+SSE_UM+SSE_PM) |
145 | 145 | ||
146 | 146 | ||
147 | struc TSS |
147 | struc TSS |
148 | { |
148 | { |
149 | ._back rw 2 |
149 | ._back rw 2 |
150 | ._esp0 rd 1 |
150 | ._esp0 rd 1 |
151 | ._ss0 rw 2 |
151 | ._ss0 rw 2 |
152 | ._esp1 rd 1 |
152 | ._esp1 rd 1 |
153 | ._ss1 rw 2 |
153 | ._ss1 rw 2 |
154 | ._esp2 rd 1 |
154 | ._esp2 rd 1 |
155 | ._ss2 rw 2 |
155 | ._ss2 rw 2 |
156 | ._cr3 rd 1 |
156 | ._cr3 rd 1 |
157 | ._eip rd 1 |
157 | ._eip rd 1 |
158 | ._eflags rd 1 |
158 | ._eflags rd 1 |
159 | ._eax rd 1 |
159 | ._eax rd 1 |
160 | ._ecx rd 1 |
160 | ._ecx rd 1 |
161 | ._edx rd 1 |
161 | ._edx rd 1 |
162 | ._ebx rd 1 |
162 | ._ebx rd 1 |
163 | ._esp rd 1 |
163 | ._esp rd 1 |
164 | ._ebp rd 1 |
164 | ._ebp rd 1 |
165 | ._esi rd 1 |
165 | ._esi rd 1 |
166 | ._edi rd 1 |
166 | ._edi rd 1 |
167 | ._es rw 2 |
167 | ._es rw 2 |
168 | ._cs rw 2 |
168 | ._cs rw 2 |
169 | ._ss rw 2 |
169 | ._ss rw 2 |
170 | ._ds rw 2 |
170 | ._ds rw 2 |
171 | ._fs rw 2 |
171 | ._fs rw 2 |
172 | ._gs rw 2 |
172 | ._gs rw 2 |
173 | ._ldt rw 2 |
173 | ._ldt rw 2 |
174 | ._trap rw 1 |
174 | ._trap rw 1 |
175 | ._io rw 1 |
175 | ._io rw 1 |
176 | rb 24 |
176 | rb 24 |
177 | ._io_map_0 rb 4096 |
177 | ._io_map_0 rb 4096 |
178 | ._io_map_1 rb 4096 |
178 | ._io_map_1 rb 4096 |
179 | } |
179 | } |
180 | 180 | ||
181 | virtual at 0 |
181 | virtual at 0 |
182 | TSS TSS |
182 | TSS TSS |
183 | end virtual |
183 | end virtual |
184 | 184 | ||
185 | TSS_SIZE equ (128+8192) |
185 | TSS_SIZE equ (128+8192) |
186 | 186 | ||
187 | HEAP_BASE equ 0x80000000 |
187 | HEAP_BASE equ 0x80000000 |
188 | 188 | ||
189 | HEAP_MIN_SIZE equ 0x01000000 |
189 | HEAP_MIN_SIZE equ 0x01000000 |
190 | 190 | ||
191 | LFB_BASE equ 0xDF000000 |
191 | LFB_BASE equ 0xDF000000 |
192 | 192 | ||
193 | page_tabs equ 0xDF800000 |
193 | page_tabs equ 0xDF800000 |
194 | app_page_tabs equ 0xDF800000 |
194 | app_page_tabs equ 0xDF800000 |
195 | 195 | ||
196 | OS_TEMP equ 0xDFC00000 |
196 | OS_TEMP equ 0xDFC00000 |
197 | 197 | ||
198 | heap_tabs equ (page_tabs+ (HEAP_BASE shr 10)) |
198 | heap_tabs equ (page_tabs+ (HEAP_BASE shr 10)) |
199 | kernel_tabs equ (page_tabs+ (OS_BASE shr 10)) ;0xFDE00000 |
199 | kernel_tabs equ (page_tabs+ (OS_BASE shr 10)) ;0xFDE00000 |
200 | master_tab equ (page_tabs+ (page_tabs shr 10)) ;0xFDFF70000 |
200 | master_tab equ (page_tabs+ (page_tabs shr 10)) ;0xFDFF70000 |
201 | 201 | ||
202 | _16BIT_BASE equ 0x00010000 |
202 | _16BIT_BASE equ 0x00010000 |
203 | LOAD_BASE equ 0x00100000 |
203 | LOAD_BASE equ 0x00100000 |
204 | OS_BASE equ 0xE0000000 |
204 | OS_BASE equ 0xE0000000 |
205 | IMAGE_BASE equ (OS_BASE+LOAD_BASE) |
205 | IMAGE_BASE equ (OS_BASE+LOAD_BASE) |
206 | 206 | ||
207 | window_data equ OS_BASE |
207 | window_data equ OS_BASE |
208 | 208 | ||
209 | CURRENT_TASK equ (OS_BASE+0x0003000) |
209 | CURRENT_TASK equ (OS_BASE+0x0003000) |
210 | TASK_COUNT equ (OS_BASE+0x0003004) |
210 | TASK_COUNT equ (OS_BASE+0x0003004) |
211 | TASK_BASE equ (OS_BASE+0x0003010) |
211 | TASK_BASE equ (OS_BASE+0x0003010) |
212 | TASK_DATA equ (OS_BASE+0x0003020) |
212 | TASK_DATA equ (OS_BASE+0x0003020) |
213 | TASK_EVENT equ (OS_BASE+0x0003020) |
213 | TASK_EVENT equ (OS_BASE+0x0003020) |
214 | 214 | ||
215 | mouseunder equ (OS_BASE+0x0006900) |
215 | mouseunder equ (OS_BASE+0x0006900) |
216 | CDDataBuf equ (OS_BASE+0x0007000) |
216 | CDDataBuf equ (OS_BASE+0x0007000) |
217 | FLOPPY_BUFF equ (OS_BASE+0x0008000) |
217 | FLOPPY_BUFF equ (OS_BASE+0x0008000) |
218 | ACTIVE_PROC_STACK equ (OS_BASE+0x000A400) ;unused |
218 | ACTIVE_PROC_STACK equ (OS_BASE+0x000A400) ;unused |
219 | 219 | ||
220 | WIN_STACK equ (OS_BASE+0x000C000) |
220 | WIN_STACK equ (OS_BASE+0x000C000) |
221 | WIN_POS equ (OS_BASE+0x000C400) |
221 | WIN_POS equ (OS_BASE+0x000C400) |
222 | FDD_BUFF equ (OS_BASE+0x000D000) |
222 | FDD_BUFF equ (OS_BASE+0x000D000) |
223 | 223 | ||
224 | ;unused ? only one reference |
224 | ;unused ? only one reference |
225 | ENABLE_TASKSWITCH equ (OS_BASE+0x000E000) |
225 | ENABLE_TASKSWITCH equ (OS_BASE+0x000E000) |
226 | 226 | ||
227 | PUTPIXEL equ (OS_BASE+0x000E020) |
227 | PUTPIXEL equ (OS_BASE+0x000E020) |
228 | GETPIXEL equ (OS_BASE+0x000E024) |
228 | GETPIXEL equ (OS_BASE+0x000E024) |
229 | 229 | ||
230 | ;unused ? only one reference |
230 | ;unused ? only one reference |
231 | BANK_SWITCH equ (OS_BASE+0x000E030) |
231 | BANK_SWITCH equ (OS_BASE+0x000E030) |
232 | 232 | ||
233 | ;unused ? store mousepointer |
233 | ;unused ? store mousepointer |
234 | MOUSE_PICTURE equ (OS_BASE+0x000F200) |
234 | MOUSE_PICTURE equ (OS_BASE+0x000F200) |
235 | 235 | ||
236 | MOUSE_VISIBLE equ (OS_BASE+0x000F204) |
236 | MOUSE_VISIBLE equ (OS_BASE+0x000F204) |
237 | WIN_TEMP_XY equ (OS_BASE+0x000F300) |
237 | WIN_TEMP_XY equ (OS_BASE+0x000F300) |
238 | KEY_COUNT equ (OS_BASE+0x000F400) |
238 | KEY_COUNT equ (OS_BASE+0x000F400) |
239 | KEY_BUFF equ (OS_BASE+0x000F401) |
239 | KEY_BUFF equ (OS_BASE+0x000F401) |
240 | 240 | ||
241 | BTN_COUNT equ (OS_BASE+0x000F500) |
241 | BTN_COUNT equ (OS_BASE+0x000F500) |
242 | BTN_BUFF equ (OS_BASE+0x000F501) |
242 | BTN_BUFF equ (OS_BASE+0x000F501) |
243 | 243 | ||
244 | CPU_FREQ equ (OS_BASE+0x000F600) |
244 | CPU_FREQ equ (OS_BASE+0x000F600) |
245 | 245 | ||
246 | ;unused ? no active references |
246 | ;unused ? no active references |
247 | MOUSE_PORT equ (OS_BASE+0x000F604) |
247 | MOUSE_PORT equ (OS_BASE+0x000F604) |
248 | 248 | ||
249 | ;unused |
249 | ;unused |
250 | PS2_CHUNK equ (OS_BASE+0x000FB00) |
250 | PS2_CHUNK equ (OS_BASE+0x000FB00) |
251 | 251 | ||
252 | MOUSE_SCROLL_H equ (OS_BASE+0x000FB08) |
252 | MOUSE_SCROLL_H equ (OS_BASE+0x000FB08) |
253 | MOUSE_X equ (OS_BASE+0x000FB0A) |
253 | MOUSE_X equ (OS_BASE+0x000FB0A) |
254 | MOUSE_Y equ (OS_BASE+0x000FB0C) |
254 | MOUSE_Y equ (OS_BASE+0x000FB0C) |
255 | MOUSE_SCROLL_V equ (OS_BASE+0x000FB0E) |
255 | MOUSE_SCROLL_V equ (OS_BASE+0x000FB0E) |
256 | 256 | ||
257 | MOUSE_COLOR_MEM equ (OS_BASE+0x000FB10) |
257 | MOUSE_COLOR_MEM equ (OS_BASE+0x000FB10) |
258 | COLOR_TEMP equ (OS_BASE+0x000FB30) |
258 | COLOR_TEMP equ (OS_BASE+0x000FB30) |
259 | BTN_DOWN equ (OS_BASE+0x000FB40) |
259 | BTN_DOWN equ (OS_BASE+0x000FB40) |
260 | MOUSE_DOWN equ (OS_BASE+0x000FB44) |
260 | MOUSE_DOWN equ (OS_BASE+0x000FB44) |
261 | X_UNDER equ (OS_BASE+0x000FB4A) |
261 | X_UNDER equ (OS_BASE+0x000FB4A) |
262 | Y_UNDER equ (OS_BASE+0x000FB4C) |
262 | Y_UNDER equ (OS_BASE+0x000FB4C) |
263 | ScreenBPP equ (OS_BASE+0x000FBF1) |
263 | ScreenBPP equ (OS_BASE+0x000FBF1) |
264 | 264 | ||
265 | ;unused ? only one reference |
265 | ;unused ? only one reference |
266 | MOUSE_BUFF_COUNT equ (OS_BASE+0x000FCFF) |
266 | MOUSE_BUFF_COUNT equ (OS_BASE+0x000FCFF) |
267 | 267 | ||
268 | LFBAddress equ (OS_BASE+0x000FE80) |
268 | LFBAddress equ (OS_BASE+0x000FE80) |
269 | 269 | ||
270 | Screen_Max_X equ (OS_BASE+0x000FE00) |
270 | Screen_Max_X equ (OS_BASE+0x000FE00) |
271 | Screen_Max_Y equ (OS_BASE+0x000FE04) |
271 | Screen_Max_Y equ (OS_BASE+0x000FE04) |
272 | BytesPerScanLine equ (OS_BASE+0x000FE08) |
272 | BytesPerScanLine equ (OS_BASE+0x000FE08) |
273 | SCR_MODE equ (OS_BASE+0x000FE0C) |
273 | SCR_MODE equ (OS_BASE+0x000FE0C) |
274 | 274 | ||
275 | BTN_ADDR equ (OS_BASE+0x000FE88) |
275 | BTN_ADDR equ (OS_BASE+0x000FE88) |
276 | SYS_SHUTDOWN equ (OS_BASE+0x000FF00) |
276 | SYS_SHUTDOWN equ (OS_BASE+0x000FF00) |
277 | TASK_ACTIVATE equ (OS_BASE+0x000FF01) |
277 | TASK_ACTIVATE equ (OS_BASE+0x000FF01) |
278 | 278 | ||
279 | REDRAW_BACKGROUND equ (OS_BASE+0x000FFF0) |
279 | REDRAW_BACKGROUND equ (OS_BASE+0x000FFF0) |
280 | BANK_RW equ (OS_BASE+0x000FFF2) |
280 | BANK_RW equ (OS_BASE+0x000FFF2) |
281 | MOUSE_BACKGROUND equ (OS_BASE+0x000FFF4) |
281 | MOUSE_BACKGROUND equ (OS_BASE+0x000FFF4) |
282 | DONT_DRAW_MOUSE equ (OS_BASE+0x000FFF5) |
282 | DONT_DRAW_MOUSE equ (OS_BASE+0x000FFF5) |
283 | DONT_SWITCH equ (OS_BASE+0x000FFFF) |
283 | DONT_SWITCH equ (OS_BASE+0x000FFFF) |
284 | 284 | ||
285 | ;TMP_STACK_TOP equ 0x006CC00 |
285 | ;TMP_STACK_TOP equ 0x006CC00 |
286 | 286 | ||
287 | FONT_II equ (OS_BASE+0x006DC00) |
287 | FONT_II equ (OS_BASE+0x006DC00) |
288 | FONT_I equ (OS_BASE+0x006E600) |
288 | FONT_I equ (OS_BASE+0x006E600) |
289 | 289 | ||
290 | ;sys_pgdir equ (OS_BASE+0x006F000) |
290 | ;sys_pgdir equ (OS_BASE+0x006F000) |
291 | 291 | ||
292 | DRIVE_DATA equ (OS_BASE+0x0070000) |
292 | DRIVE_DATA equ (OS_BASE+0x0070000) |
293 | 293 | ||
294 | SLOT_BASE equ (OS_BASE+0x0080000) |
294 | SLOT_BASE equ (OS_BASE+0x0080000) |
295 | 295 | ||
296 | ;unused |
296 | ;unused |
297 | TMP_BUFF equ (OS_BASE+0x0090000) |
297 | TMP_BUFF equ (OS_BASE+0x0090000) |
298 | 298 | ||
299 | VGABasePtr equ (OS_BASE+0x00A0000) |
299 | VGABasePtr equ (OS_BASE+0x00A0000) |
300 | 300 | ||
301 | RAMDISK_FAT equ (OS_BASE+0x0180000) |
301 | RAMDISK_FAT equ (OS_BASE+0x0180000) |
302 | FLOPPY_FAT equ (OS_BASE+0x0182000) |
302 | FLOPPY_FAT equ (OS_BASE+0x0182000) |
303 | 303 | ||
304 | IDE_DMA equ 0x184000 |
304 | IDE_DMA equ 0x184000 |
305 | 305 | ||
306 | BgrAuxTable equ (OS_BASE+0x0198000) |
306 | BgrAuxTable equ (OS_BASE+0x0198000) |
307 | ; unused? |
307 | ; unused? |
308 | SB16Buffer equ (OS_BASE+0x01A0000) |
308 | SB16Buffer equ (OS_BASE+0x01A0000) |
309 | SB16_Status equ (OS_BASE+0x01B0000) |
309 | SB16_Status equ (OS_BASE+0x01B0000) |
310 | 310 | ||
311 | BUTTON_INFO equ (OS_BASE+0x01C0000) |
311 | BUTTON_INFO equ (OS_BASE+0x01C0000) |
312 | RESERVED_PORTS equ (OS_BASE+0x01D0000) |
312 | RESERVED_PORTS equ (OS_BASE+0x01D0000) |
313 | IRQ_SAVE equ (OS_BASE+0x01E0000) |
313 | IRQ_SAVE equ (OS_BASE+0x01E0000) |
314 | BOOT_VAR equ (OS_BASE+0x01f0000) |
314 | BOOT_VAR equ (OS_BASE+0x01f0000) |
315 | 315 | ||
316 | stack_data_start equ (OS_BASE+0x0200000) |
316 | stack_data_start equ (OS_BASE+0x0200000) |
317 | eth_data_start equ (OS_BASE+0x0200000) |
317 | eth_data_start equ (OS_BASE+0x0200000) |
318 | stack_data equ (OS_BASE+0x0204000) |
318 | stack_data equ (OS_BASE+0x0204000) |
319 | stack_data_end equ (OS_BASE+0x021ffff) |
319 | stack_data_end equ (OS_BASE+0x021ffff) |
320 | resendQ equ (OS_BASE+0x0220000) |
320 | resendQ equ (OS_BASE+0x0220000) |
321 | VMODE_BASE equ (OS_BASE+0x0228000) |
321 | VMODE_BASE equ (OS_BASE+0x0228000) |
322 | skin_data equ (OS_BASE+0x0230000) |
322 | skin_data equ (OS_BASE+0x0230000) |
323 | draw_data equ (OS_BASE+0x0238000); |
323 | draw_data equ (OS_BASE+0x0238000); |
324 | 324 | ||
325 | BgrDrawMode equ (OS_BASE+0x023BFF4) |
325 | BgrDrawMode equ (OS_BASE+0x023BFF4) |
326 | BgrDataWidth equ (OS_BASE+0x023BFF8) |
326 | BgrDataWidth equ (OS_BASE+0x023BFF8) |
327 | BgrDataHeight equ (OS_BASE+0x023BFFC) |
327 | BgrDataHeight equ (OS_BASE+0x023BFFC) |
328 | 328 | ||
329 | virtual at (OS_BASE+0x023CF80) |
329 | virtual at (OS_BASE+0x023CF80) |
330 | tss TSS |
330 | tss TSS |
331 | end virtual |
331 | end virtual |
332 | 332 | ||
333 | LAST_PAGE equ 0x0240000 |
333 | LAST_PAGE equ 0x0240000 |
334 | 334 | ||
335 | ;sys_pgmap equ (OS_BASE+LAST_PAGE) |
335 | ;sys_pgmap equ (OS_BASE+LAST_PAGE) |
336 | 336 | ||
337 | twdw equ 0x3000 ;(CURRENT_TASK-window_data) |
337 | twdw equ 0x3000 ;(CURRENT_TASK-window_data) |
338 | 338 | ||
339 | std_application_base_address equ new_app_base |
339 | std_application_base_address equ new_app_base |
340 | RING0_STACK_SIZE equ (0x2000 - 512) ;512 áà éò äëÿ êîÃòåêñòà FPU |
340 | RING0_STACK_SIZE equ (0x2000 - 512) ;512 áà éò äëÿ êîÃòåêñòà FPU |
341 | 341 | ||
342 | REG_SS equ (RING0_STACK_SIZE-4) |
342 | REG_SS equ (RING0_STACK_SIZE-4) |
343 | REG_APP_ESP equ (RING0_STACK_SIZE-8) |
343 | REG_APP_ESP equ (RING0_STACK_SIZE-8) |
344 | REG_EFLAGS equ (RING0_STACK_SIZE-12) |
344 | REG_EFLAGS equ (RING0_STACK_SIZE-12) |
345 | REG_CS equ (RING0_STACK_SIZE-16) |
345 | REG_CS equ (RING0_STACK_SIZE-16) |
346 | REG_EIP equ (RING0_STACK_SIZE-20) |
346 | REG_EIP equ (RING0_STACK_SIZE-20) |
347 | REG_EAX equ (RING0_STACK_SIZE-24) |
347 | REG_EAX equ (RING0_STACK_SIZE-24) |
348 | REG_ECX equ (RING0_STACK_SIZE-28) |
348 | REG_ECX equ (RING0_STACK_SIZE-28) |
349 | REG_EDX equ (RING0_STACK_SIZE-32) |
349 | REG_EDX equ (RING0_STACK_SIZE-32) |
350 | REG_EBX equ (RING0_STACK_SIZE-36) |
350 | REG_EBX equ (RING0_STACK_SIZE-36) |
351 | REG_ESP equ (RING0_STACK_SIZE-40) ;RING0_STACK_SIZE-20 |
351 | REG_ESP equ (RING0_STACK_SIZE-40) ;RING0_STACK_SIZE-20 |
352 | REG_EBP equ (RING0_STACK_SIZE-44) |
352 | REG_EBP equ (RING0_STACK_SIZE-44) |
353 | REG_ESI equ (RING0_STACK_SIZE-48) |
353 | REG_ESI equ (RING0_STACK_SIZE-48) |
354 | REG_EDI equ (RING0_STACK_SIZE-52) |
354 | REG_EDI equ (RING0_STACK_SIZE-52) |
355 | REG_RET equ (RING0_STACK_SIZE-56) ;irq0.return |
355 | REG_RET equ (RING0_STACK_SIZE-56) ;irq0.return |
- | 356 | ||
- | 357 | REG_USTACK equ (RING0_STACK_SIZE-56) |
|
- | 358 | REG_CSTACK equ (RING0_STACK_SIZE-60) |
|
- | 359 | REG_RAW equ (RING0_STACK_SIZE-64) |
|
- | 360 | REG_RESTART equ (RING0_STACK_SIZE-68) |
|
356 | 361 | REG_ENTRY equ (RING0_STACK_SIZE-72) |
|
357 | 362 | ||
358 | PG_UNMAP equ 0x000 |
363 | PG_UNMAP equ 0x000 |
359 | PG_MAP equ 0x001 |
364 | PG_MAP equ 0x001 |
360 | PG_WRITE equ 0x002 |
365 | PG_WRITE equ 0x002 |
361 | PG_SW equ 0x003 |
366 | PG_SW equ 0x003 |
362 | PG_USER equ 0x005 |
367 | PG_USER equ 0x005 |
363 | PG_UW equ 0x007 |
368 | PG_UW equ 0x007 |
364 | PG_NOCACHE equ 0x018 |
369 | PG_NOCACHE equ 0x018 |
365 | PG_LARGE equ 0x080 |
370 | PG_LARGE equ 0x080 |
366 | PG_GLOBAL equ 0x100 |
371 | PG_GLOBAL equ 0x100 |
367 | 372 | ||
368 | ;;;;;;;;;;;boot time variables |
373 | ;;;;;;;;;;;boot time variables |
369 | 374 | ||
370 | ;BOOT_BPP equ 0x9000 ;byte bits per pixel |
375 | ;BOOT_BPP equ 0x9000 ;byte bits per pixel |
371 | BOOT_SCANLINE equ 0x9001 ;word scanline length |
376 | BOOT_SCANLINE equ 0x9001 ;word scanline length |
372 | BOOT_VESA_MODE equ 0x9008 ;word vesa video mode |
377 | BOOT_VESA_MODE equ 0x9008 ;word vesa video mode |
373 | ;;BOOT_X_RES equ 0x900A ;word X res |
378 | ;;BOOT_X_RES equ 0x900A ;word X res |
374 | ;;BOOT_Y_RES equ 0x900C ;word Y res |
379 | ;;BOOT_Y_RES equ 0x900C ;word Y res |
375 | ;;BOOT_MOUSE_PORT equ 0x9010 ;byte mouse port - not used |
380 | ;;BOOT_MOUSE_PORT equ 0x9010 ;byte mouse port - not used |
376 | BOOT_BANK_SW equ 0x9014 ;dword Vesa 1.2 pm bank switch |
381 | BOOT_BANK_SW equ 0x9014 ;dword Vesa 1.2 pm bank switch |
377 | BOOT_LFB equ 0x9018 ;dword Vesa 2.0 LFB address |
382 | BOOT_LFB equ 0x9018 ;dword Vesa 2.0 LFB address |
378 | BOOT_MTRR equ 0x901C ;byte 0 or 1 : enable MTRR graphics acceleration |
383 | BOOT_MTRR equ 0x901C ;byte 0 or 1 : enable MTRR graphics acceleration |
379 | BOOT_LOG equ 0x901D ;byte not used anymore (0 or 1 : enable system log display) |
384 | BOOT_LOG equ 0x901D ;byte not used anymore (0 or 1 : enable system log display) |
380 | BOOT_DIRECT_LFB equ 0x901E ;byte 0 or 1 : enable direct lfb write, paging disabled |
385 | BOOT_DIRECT_LFB equ 0x901E ;byte 0 or 1 : enable direct lfb write, paging disabled |
381 | BOOT_PCI_DATA equ 0x9020 ;8bytes pci data |
386 | BOOT_PCI_DATA equ 0x9020 ;8bytes pci data |
382 | BOOT_VRR equ 0x9030 ;byte VRR start enabled 1, 2-no |
387 | BOOT_VRR equ 0x9030 ;byte VRR start enabled 1, 2-no |
383 | BOOT_IDE_BASE_ADDR equ 0x9031 ;word IDEContrRegsBaseAddr |
388 | BOOT_IDE_BASE_ADDR equ 0x9031 ;word IDEContrRegsBaseAddr |
384 | BOOT_MEM_AMOUNT equ 0x9034 ;dword memory amount |
389 | BOOT_MEM_AMOUNT equ 0x9034 ;dword memory amount |
385 | 390 | ||
386 | TMP_FILE_NAME equ 0 |
391 | TMP_FILE_NAME equ 0 |
387 | TMP_CMD_LINE equ 1024 |
392 | TMP_CMD_LINE equ 1024 |
388 | TMP_ICON_OFFS equ 1280 |
393 | TMP_ICON_OFFS equ 1280 |
389 | 394 | ||
390 | 395 | ||
391 | EVENT_REDRAW equ 0x00000001 |
396 | EVENT_REDRAW equ 0x00000001 |
392 | EVENT_KEY equ 0x00000002 |
397 | EVENT_KEY equ 0x00000002 |
393 | EVENT_BUTTON equ 0x00000004 |
398 | EVENT_BUTTON equ 0x00000004 |
394 | EVENT_BACKGROUND equ 0x00000010 |
399 | EVENT_BACKGROUND equ 0x00000010 |
395 | EVENT_MOUSE equ 0x00000020 |
400 | EVENT_MOUSE equ 0x00000020 |
396 | EVENT_IPC equ 0x00000040 |
401 | EVENT_IPC equ 0x00000040 |
397 | EVENT_NETWORK equ 0x00000080 |
402 | EVENT_NETWORK equ 0x00000080 |
398 | EVENT_DEBUG equ 0x00000100 |
403 | EVENT_DEBUG equ 0x00000100 |
399 | EVENT_EXTENDED equ 0x00000200 |
404 | EVENT_EXTENDED equ 0x00000200 |
400 | 405 | ||
401 | EV_INTR equ 1 |
406 | EV_INTR equ 1 |
402 | 407 | ||
403 | struc THR_DATA |
408 | struc THR_DATA |
404 | { |
409 | { |
405 | rb (8192-512) |
410 | rb (8192-512) |
406 | .pl0_stack: |
411 | .pl0_stack: |
407 | .fpu_state rb 512 |
412 | .fpu_state rb 512 |
408 | .tls_page rb 4096 |
413 | .tls_page rb 4096 |
409 | .pdbr rb 4096 |
414 | .pdbr rb 4096 |
410 | } |
415 | } |
411 | 416 | ||
412 | THR_DATA_SIZE equ 4096*4 |
417 | THR_DATA_SIZE equ 4096*4 |
413 | 418 | ||
414 | virtual at (OS_BASE-THR_DATA_SIZE) |
419 | virtual at (OS_BASE-THR_DATA_SIZE) |
415 | thr_data THR_DATA |
420 | thr_data THR_DATA |
416 | end virtual |
421 | end virtual |
417 | 422 | ||
418 | struc SYS_VARS |
423 | struc SYS_VARS |
419 | { .bpp dd ? |
424 | { .bpp dd ? |
420 | .scanline dd ? |
425 | .scanline dd ? |
421 | .vesa_mode dd ? |
426 | .vesa_mode dd ? |
422 | .x_res dd ? |
427 | .x_res dd ? |
423 | .y_res dd ? |
428 | .y_res dd ? |
424 | } |
429 | } |
425 | 430 | ||
426 | struc APPOBJ ;common object header |
431 | struc APPOBJ ;common object header |
427 | { |
432 | { |
428 | .magic dd ? ; |
433 | .magic dd ? ; |
429 | .destroy dd ? ;internal destructor |
434 | .destroy dd ? ;internal destructor |
430 | .fd dd ? ;next object in list |
435 | .fd dd ? ;next object in list |
431 | .bk dd ? ;prev object in list |
436 | .bk dd ? ;prev object in list |
432 | .pid dd ? ;owner id |
437 | .pid dd ? ;owner id |
433 | }; |
438 | }; |
434 | 439 | ||
435 | virtual at 0 |
440 | virtual at 0 |
436 | APPOBJ APPOBJ |
441 | APPOBJ APPOBJ |
437 | end virtual |
442 | end virtual |
438 | 443 | ||
439 | APP_OBJ_OFFSET equ 48 |
444 | APP_OBJ_OFFSET equ 48 |
440 | APP_EV_OFFSET equ 40 |
445 | APP_EV_OFFSET equ 40 |
441 | 446 | ||
442 | struc CURSOR |
447 | struc CURSOR |
443 | {;common object header |
448 | {;common object header |
444 | .magic dd ? ;'CURS' |
449 | .magic dd ? ;'CURS' |
445 | .destroy dd ? ;internal destructor |
450 | .destroy dd ? ;internal destructor |
446 | .fd dd ? ;next object in list |
451 | .fd dd ? ;next object in list |
447 | .bk dd ? ;prev object in list |
452 | .bk dd ? ;prev object in list |
448 | .pid dd ? ;owner id |
453 | .pid dd ? ;owner id |
449 | 454 | ||
450 | ;cursor data |
455 | ;cursor data |
451 | .base dd ? ;allocated memory |
456 | .base dd ? ;allocated memory |
452 | .hot_x dd ? ;hotspot coords |
457 | .hot_x dd ? ;hotspot coords |
453 | .hot_y dd ? |
458 | .hot_y dd ? |
454 | } |
459 | } |
455 | virtual at 0 |
460 | virtual at 0 |
456 | CURSOR CURSOR |
461 | CURSOR CURSOR |
457 | end virtual |
462 | end virtual |
458 | 463 | ||
459 | CURSOR_SIZE equ 32 |
464 | CURSOR_SIZE equ 32 |
460 | 465 | ||
461 | struc EVENT |
466 | struc EVENT |
462 | { |
467 | { |
463 | .magic dd ? ;'EVNT' |
468 | .magic dd ? ;'EVNT' |
464 | .destroy dd ? ;internal destructor |
469 | .destroy dd ? ;internal destructor |
465 | .fd dd ? ;next object in list |
470 | .fd dd ? ;next object in list |
466 | .bk dd ? ;prev object in list |
471 | .bk dd ? ;prev object in list |
467 | .pid dd ? ;owner id |
472 | .pid dd ? ;owner id |
468 | 473 | ||
469 | .id dd ? ;event uid |
474 | .id dd ? ;event uid |
470 | .state dd ? ;internal flags |
475 | .state dd ? ;internal flags |
471 | .code dd ? |
476 | .code dd ? |
472 | rd 5 |
477 | rd 5 |
473 | } |
478 | } |
474 | EVENT_SIZE equ 52 |
479 | EVENT_SIZE equ 52 |
475 | 480 | ||
476 | virtual at 0 |
481 | virtual at 0 |
477 | EVENT EVENT |
482 | EVENT EVENT |
478 | end virtual |
483 | end virtual |
479 | 484 | ||
480 | 485 | ||
481 | struc HEAP_DATA |
486 | struc HEAP_DATA |
482 | { |
487 | { |
483 | .mutex rd 1 |
488 | .mutex rd 1 |
484 | .refcount rd 1 |
489 | .refcount rd 1 |
485 | .heap_base rd 1 |
490 | .heap_base rd 1 |
486 | .heap_top rd 1 |
491 | .heap_top rd 1 |
487 | .app_mem rd 1 |
492 | .app_mem rd 1 |
488 | } |
493 | } |
489 | 494 | ||
490 | HEAP_DATA_SIZE equ 20 |
495 | HEAP_DATA_SIZE equ 20 |
491 | virtual at 0 |
496 | virtual at 0 |
492 | HEAP_DATA HEAP_DATA |
497 | HEAP_DATA HEAP_DATA |
493 | end virtual |
498 | end virtual |
494 | 499 | ||
495 | struc BOOT_DATA |
500 | struc BOOT_DATA |
496 | { .bpp dd ? |
501 | { .bpp dd ? |
497 | .scanline dd ? |
502 | .scanline dd ? |
498 | .vesa_mode dd ? |
503 | .vesa_mode dd ? |
499 | .x_res dd ? |
504 | .x_res dd ? |
500 | .y_res dd ? |
505 | .y_res dd ? |
501 | .mouse_port dd ? |
506 | .mouse_port dd ? |
502 | .bank_switch dd ? |
507 | .bank_switch dd ? |
503 | .lfb dd ? |
508 | .lfb dd ? |
504 | .vesa_mem dd ? |
509 | .vesa_mem dd ? |
505 | .log dd ? |
510 | .log dd ? |
506 | .direct_lfb dd ? |
511 | .direct_lfb dd ? |
507 | .pci_data dd ? |
512 | .pci_data dd ? |
508 | ; dd ? |
513 | ; dd ? |
509 | .vrr dd ? |
514 | .vrr dd ? |
510 | .ide_base dd ? |
515 | .ide_base dd ? |
511 | .mem_amount dd ? |
516 | .mem_amount dd ? |
512 | .pages_count dd ? |
517 | .pages_count dd ? |
513 | .pagemap_size dd ? |
518 | .pagemap_size dd ? |
514 | .kernel_max dd ? |
519 | .kernel_max dd ? |
515 | .kernel_pages dd ? |
520 | .kernel_pages dd ? |
516 | .kernel_tables dd ? |
521 | .kernel_tables dd ? |
517 | 522 | ||
518 | .cpu_vendor dd ? |
523 | .cpu_vendor dd ? |
519 | dd ? |
524 | dd ? |
520 | dd ? |
525 | dd ? |
521 | .cpu_sign dd ? |
526 | .cpu_sign dd ? |
522 | .cpu_info dd ? |
527 | .cpu_info dd ? |
523 | .cpu_caps dd ? |
528 | .cpu_caps dd ? |
524 | dd ? |
529 | dd ? |
525 | dd ? |
530 | dd ? |
526 | } |
531 | } |
527 | 532 | ||
528 | virtual at 0 |
533 | virtual at 0 |
529 | BOOT_DATA BOOT_DATA |
534 | BOOT_DATA BOOT_DATA |
530 | end virtual |
535 | end virtual |
531 | 536 | ||
532 | struc MEM_STATE |
537 | struc MEM_STATE |
533 | { .mutex rd 1 |
538 | { .mutex rd 1 |
534 | .smallmap rd 1 |
539 | .smallmap rd 1 |
535 | .treemap rd 1 |
540 | .treemap rd 1 |
536 | .topsize rd 1 |
541 | .topsize rd 1 |
537 | .top rd 1 |
542 | .top rd 1 |
538 | .smallbins rd 4*32 |
543 | .smallbins rd 4*32 |
539 | .treebins rd 32 |
544 | .treebins rd 32 |
540 | } |
545 | } |
541 | 546 | ||
542 | struc PG_DATA |
547 | struc PG_DATA |
543 | { .mem_amount dd ? |
548 | { .mem_amount dd ? |
544 | .vesa_mem dd ? |
549 | .vesa_mem dd ? |
545 | .pages_faults dd ? |
550 | .pages_faults dd ? |
546 | .pagemap_size dd ? |
551 | .pagemap_size dd ? |
547 | .kernel_pages dd ? |
552 | .kernel_pages dd ? |
548 | .kernel_tables dd ? |
553 | .kernel_tables dd ? |
549 | .sys_page_dir dd ? |
554 | .sys_page_dir dd ? |
550 | .pg_mutex dd ? |
555 | .pg_mutex dd ? |
551 | } |
556 | } |
552 | 557 | ||
553 | ;struc LIB |
558 | ;struc LIB |
554 | ;{ .lib_name rb 16 |
559 | ;{ .lib_name rb 16 |
555 | ; .lib_base dd ? |
560 | ; .lib_base dd ? |
556 | ; .lib_start dd ? |
561 | ; .lib_start dd ? |
557 | ; .export dd ? |
562 | ; .export dd ? |
558 | ; .import dd ? |
563 | ; .import dd ? |
559 | ;} |
564 | ;} |
560 | 565 | ||
561 | struc SRV |
566 | struc SRV |
562 | { .srv_name rb 16 ;ASCIIZ string |
567 | { .srv_name rb 16 ;ASCIIZ string |
563 | .magic dd ? ;+0x10 ;'SRV ' |
568 | .magic dd ? ;+0x10 ;'SRV ' |
564 | .size dd ? ;+0x14 ;size of structure SRV |
569 | .size dd ? ;+0x14 ;size of structure SRV |
565 | .fd dd ? ;+0x18 ;next SRV descriptor |
570 | .fd dd ? ;+0x18 ;next SRV descriptor |
566 | .bk dd ? ;+0x1C ;prev SRV descriptor |
571 | .bk dd ? ;+0x1C ;prev SRV descriptor |
567 | .base dd ? ;+0x20 ;service base address |
572 | .base dd ? ;+0x20 ;service base address |
568 | .entry dd ? ;+0x24 ;service START function |
573 | .entry dd ? ;+0x24 ;service START function |
569 | .srv_proc dd ? ;+0x28 ;main service handler |
574 | .srv_proc dd ? ;+0x28 ;main service handler |
570 | } |
575 | } |
571 | 576 | ||
572 | SRV_FD_OFFSET equ 0x18 |
577 | SRV_FD_OFFSET equ 0x18 |
573 | SRV_SIZE equ 44 |
578 | SRV_SIZE equ 44 |
574 | 579 | ||
575 | DRV_ENTRY equ 1 |
580 | DRV_ENTRY equ 1 |
576 | DRV_EXIT equ -1 |
581 | DRV_EXIT equ -1 |
577 | 582 | ||
578 | struc COFF_HEADER |
583 | struc COFF_HEADER |
579 | { .machine dw ? |
584 | { .machine dw ? |
580 | .nSections dw ? |
585 | .nSections dw ? |
581 | .DataTime dd ? |
586 | .DataTime dd ? |
582 | .pSymTable dd ? |
587 | .pSymTable dd ? |
583 | .nSymbols dd ? |
588 | .nSymbols dd ? |
584 | .optHeader dw ? |
589 | .optHeader dw ? |
585 | .flags dw ? |
590 | .flags dw ? |
586 | }; |
591 | }; |
587 | 592 | ||
588 | 593 | ||
589 | struc COFF_SECTION |
594 | struc COFF_SECTION |
590 | { .Name rb 8 |
595 | { .Name rb 8 |
591 | .VirtualSize dd ? |
596 | .VirtualSize dd ? |
592 | .VirtualAddress dd ? |
597 | .VirtualAddress dd ? |
593 | .SizeOfRawData dd ? |
598 | .SizeOfRawData dd ? |
594 | .PtrRawData dd ? |
599 | .PtrRawData dd ? |
595 | .PtrReloc dd ? |
600 | .PtrReloc dd ? |
596 | .PtrLinenumbers dd ? |
601 | .PtrLinenumbers dd ? |
597 | .NumReloc dw ? |
602 | .NumReloc dw ? |
598 | .NumLinenum dw ? |
603 | .NumLinenum dw ? |
599 | .Characteristics dd ? |
604 | .Characteristics dd ? |
600 | } |
605 | } |
601 | COFF_SECTION_SIZE equ 40 |
606 | COFF_SECTION_SIZE equ 40 |
602 | 607 | ||
603 | struc COFF_RELOC |
608 | struc COFF_RELOC |
604 | { .VirtualAddress dd ? |
609 | { .VirtualAddress dd ? |
605 | .SymIndex dd ? |
610 | .SymIndex dd ? |
606 | .Type dw ? |
611 | .Type dw ? |
607 | } |
612 | } |
608 | 613 | ||
609 | struc COFF_SYM |
614 | struc COFF_SYM |
610 | { .Name rb 8 |
615 | { .Name rb 8 |
611 | .Value dd ? |
616 | .Value dd ? |
612 | .SectionNumber dw ? |
617 | .SectionNumber dw ? |
613 | .Type dw ? |
618 | .Type dw ? |
614 | .StorageClass db ? |
619 | .StorageClass db ? |
615 | .NumAuxSymbols db ? |
620 | .NumAuxSymbols db ? |
616 | } |
621 | } |
617 | CSYM_SIZE equ 18 |
622 | CSYM_SIZE equ 18 |
618 | 623 | ||
619 | struc IOCTL |
624 | struc IOCTL |
620 | { .handle dd ? |
625 | { .handle dd ? |
621 | .io_code dd ? |
626 | .io_code dd ? |
622 | .input dd ? |
627 | .input dd ? |
623 | .inp_size dd ? |
628 | .inp_size dd ? |
624 | .output dd ? |
629 | .output dd ? |
625 | .out_size dd ? |
630 | .out_size dd ? |
626 | } |
631 | } |
627 | 632 | ||
628 | virtual at 0 |
633 | virtual at 0 |
629 | IOCTL IOCTL |
634 | IOCTL IOCTL |
630 | end virtual |
635 | end virtual |
631 | 636 | ||
632 | ;virtual at 0 |
637 | ;virtual at 0 |
633 | ; LIB LIB |
638 | ; LIB LIB |
634 | ;end virtual |
639 | ;end virtual |
635 | 640 | ||
636 | virtual at 0 |
641 | virtual at 0 |
637 | SRV SRV |
642 | SRV SRV |
638 | end virtual |
643 | end virtual |
639 | 644 | ||
640 | virtual at 0 |
645 | virtual at 0 |
641 | CFH COFF_HEADER |
646 | CFH COFF_HEADER |
642 | end virtual |
647 | end virtual |
643 | 648 | ||
644 | virtual at 0 |
649 | virtual at 0 |
645 | CFS COFF_SECTION |
650 | CFS COFF_SECTION |
646 | end virtual |
651 | end virtual |
647 | 652 | ||
648 | virtual at 0 |
653 | virtual at 0 |
649 | CRELOC COFF_RELOC |
654 | CRELOC COFF_RELOC |
650 | end virtual |
655 | end virtual |
651 | 656 | ||
652 | virtual at 0 |
657 | virtual at 0 |
653 | CSYM COFF_SYM |
658 | CSYM COFF_SYM |
654 | end virtual |
659 | end virtual |