WebSVN – Kolibri OS – Diff – /drivers/video/drm/radeon/radeon.h


/*
 * Copyright 2008 Advanced Micro Devices, Inc.
 * Copyright 2008 Red Hat Inc.
 * Copyright 2009 Jerome Glisse.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 *
 * Authors: Dave Airlie
 *          Alex Deucher
 *          Jerome Glisse
 */
#ifndef __RADEON_H__
#define __RADEON_H__
 
/* TODO: Here are things that needs to be done :
 *	- surface allocator & initializer : (bit like scratch reg) should
 *	  initialize HDP_ stuff on RS600, R600, R700 hw, well anythings
 *	  related to surface
 *	- WB : write back stuff (do it bit like scratch reg things)
 *	- Vblank : look at Jesse's rework and what we should do
 *	- r600/r700: gart & cp
 *	- cs : clean cs ioctl use bitmap & things like that.
 *	- power management stuff
 *	- Barrier in gart code
 *	- Unmappabled vram ?
 *	- TESTING, TESTING, TESTING
 */
 
/* Initialization path:
 *  We expect that acceleration initialization might fail for various
 *  reasons even thought we work hard to make it works on most
 *  configurations. In order to still have a working userspace in such
 *  situation the init path must succeed up to the memory controller
 *  initialization point. Failure before this point are considered as
 *  fatal error. Here is the init callchain :
 *      radeon_device_init  perform common structure, mutex initialization
 *      asic_init           setup the GPU memory layout and perform all
 *                          one time initialization (failure in this
 *                          function are considered fatal)
 *      asic_startup        setup the GPU acceleration, in order to
 *                          follow guideline the first thing this
 *                          function should do is setting the GPU
 *                          memory controller (only MC setup failure
 *                          are considered as fatal)
 */
 
#include 
#include 
 
#include 
#include 
 
#include 
#include 
#include 
#include 
 
 
#include 
 
#include 
#include "drm_edid.h"
 
#include "radeon_family.h"
#include "radeon_mode.h"
#include "radeon_reg.h"
 
#include 
 
/*
 * Modules parameters.
 */
extern int radeon_no_wb;
extern int radeon_modeset;
extern int radeon_dynclks;
extern int radeon_r4xx_atom;
extern int radeon_agpmode;
extern int radeon_vram_limit;
extern int radeon_gart_size;
extern int radeon_benchmarking;
extern int radeon_testing;
extern int radeon_connector_table;
extern int radeon_tv;
extern int radeon_new_pll;
extern int radeon_dynpm;
extern int radeon_audio;
 
typedef struct pm_message {
    int event;
} pm_message_t;
 
typedef struct
{
  int width;
  int height;
  int bpp;
  int freq;
}videomode_t;
 
static inline uint8_t __raw_readb(const volatile void __iomem *addr)
{
    return *(const volatile uint8_t __force *) addr;
}
 
static inline uint16_t __raw_readw(const volatile void __iomem *addr)
{
    return *(const volatile uint16_t __force *) addr;
}
 
static inline uint32_t __raw_readl(const volatile void __iomem *addr)
{
    return *(const volatile uint32_t __force *) addr;
}
 
#define readb __raw_readb
#define readw __raw_readw
#define readl __raw_readl
 
 
 
static inline void __raw_writeb(uint8_t b, volatile void __iomem *addr)
{
    *(volatile uint8_t __force *) addr = b;
}
 
static inline void __raw_writew(uint16_t b, volatile void __iomem *addr)
{
    *(volatile uint16_t __force *) addr = b;
}
 
static inline void __raw_writel(uint32_t b, volatile void __iomem *addr)
{
    *(volatile uint32_t __force *) addr = b;
}
 
static inline void __raw_writeq(__u64 b, volatile void __iomem *addr)
{
        *(volatile __u64 *)addr = b;
}
 
#define writeb __raw_writeb
#define writew __raw_writew
#define writel __raw_writel
#define writeq __raw_writeq
 
 
/*
 * Copy from radeon_drv.h so we don't have to include both and have conflicting
 * symbol;
 */
#define RADEON_MAX_USEC_TIMEOUT         100000  /* 100 ms */
/* RADEON_IB_POOL_SIZE must be a power of 2 */
#define RADEON_IB_POOL_SIZE             16
#define RADEON_DEBUGFS_MAX_NUM_FILES	32
#define RADEONFB_CONN_LIMIT             4
#define RADEON_BIOS_NUM_SCRATCH		8
 
/*
 * Errata workarounds.
 */
enum radeon_pll_errata {
    CHIP_ERRATA_R300_CG             = 0x00000001,
    CHIP_ERRATA_PLL_DUMMYREADS      = 0x00000002,
    CHIP_ERRATA_PLL_DELAY           = 0x00000004
};
 
 
struct radeon_device;
 
 
/*
 * BIOS.
 */
#define ATRM_BIOS_PAGE 4096
 
#if defined(CONFIG_VGA_SWITCHEROO)
bool radeon_atrm_supported(struct pci_dev *pdev);
int radeon_atrm_get_bios_chunk(uint8_t *bios, int offset, int len);
#else
static inline bool radeon_atrm_supported(struct pci_dev *pdev)
{
	return false;
}
 
static inline int radeon_atrm_get_bios_chunk(uint8_t *bios, int offset, int len){
	return -EINVAL;
}
#endif
bool radeon_get_bios(struct radeon_device *rdev);
 
 
/*
 * Dummy page
 */
struct radeon_dummy_page {
	struct page	*page;
	dma_addr_t	addr;
};
int radeon_dummy_page_init(struct radeon_device *rdev);
void radeon_dummy_page_fini(struct radeon_device *rdev);
 
 
/*
 * Clocks
 */
struct radeon_clock {
	struct radeon_pll p1pll;
	struct radeon_pll p2pll;
	struct radeon_pll dcpll;
	struct radeon_pll spll;
	struct radeon_pll mpll;
	/* 10 Khz units */
	uint32_t default_mclk;
	uint32_t default_sclk;
	uint32_t default_dispclk;
	uint32_t dp_extclk;
};
 
/*
 * Power management
 */
int radeon_pm_init(struct radeon_device *rdev);
void radeon_pm_compute_clocks(struct radeon_device *rdev);
void radeon_combios_get_power_modes(struct radeon_device *rdev);
void radeon_atombios_get_power_modes(struct radeon_device *rdev);
 
/*
 * Fences.
 */
struct radeon_fence_driver {
	uint32_t			scratch_reg;
	atomic_t			seq;
	uint32_t			last_seq;
	unsigned long			count_timeout;
//	wait_queue_head_t		queue;
	rwlock_t			lock;
	struct list_head		created;
	struct list_head		emited;
	struct list_head		signaled;
	bool				initialized;
};
 
struct radeon_fence {
	struct radeon_device		*rdev;
	struct kref			kref;
	struct list_head		list;
	/* protected by radeon_fence.lock */
	uint32_t			seq;
	unsigned long			timeout;
	bool				emited;
	bool				signaled;
};
 
int radeon_fence_driver_init(struct radeon_device *rdev);
void radeon_fence_driver_fini(struct radeon_device *rdev);
int radeon_fence_create(struct radeon_device *rdev, struct radeon_fence **fence);
int radeon_fence_emit(struct radeon_device *rdev, struct radeon_fence *fence);
void radeon_fence_process(struct radeon_device *rdev);
bool radeon_fence_signaled(struct radeon_fence *fence);
int radeon_fence_wait(struct radeon_fence *fence, bool interruptible);
int radeon_fence_wait_next(struct radeon_device *rdev);
int radeon_fence_wait_last(struct radeon_device *rdev);
struct radeon_fence *radeon_fence_ref(struct radeon_fence *fence);
void radeon_fence_unref(struct radeon_fence **fence);
 
/*
 * Tiling registers
 */
struct radeon_surface_reg {
	struct radeon_bo *bo;
};
 
#define RADEON_GEM_MAX_SURFACES 8
 
/*
 * TTM.
 */
struct radeon_mman {
	struct ttm_bo_global_ref        bo_global_ref;
	struct ttm_global_reference	mem_global_ref;
	struct ttm_bo_device		bdev;
	bool				mem_global_referenced;
	bool				initialized;
};
 
struct radeon_bo {
	/* Protected by gem.mutex */
	struct list_head		list;
	/* Protected by tbo.reserved */
	u32				placements[3];
	struct ttm_placement		placement;
	struct ttm_buffer_object	tbo;
	struct ttm_bo_kmap_obj		kmap;
    unsigned                    pin_count;
    void                       *kptr;
    u32                         cpu_addr;
    u32                         tiling_flags;
    u32                         pitch;
    int                         surface_reg;
	/* Constant after initialization */
	struct radeon_device		*rdev;
	struct drm_gem_object		*gobj;
    u32                          domain;
};
 
struct radeon_bo_list {
	struct list_head	list;
	struct radeon_bo	*bo;
	uint64_t		gpu_offset;
	unsigned		rdomain;
	unsigned		wdomain;
	u32			tiling_flags;
};
 
/*
 * GEM objects.
 */
struct radeon_gem {
	struct mutex		mutex;
	struct list_head	objects;
};
 
int radeon_gem_init(struct radeon_device *rdev);
void radeon_gem_fini(struct radeon_device *rdev);
int radeon_gem_object_create(struct radeon_device *rdev, int size,
			     int alignment, int initial_domain,
			     bool discardable, bool kernel,
			     struct drm_gem_object **obj);
int radeon_gem_object_pin(struct drm_gem_object *obj, uint32_t pin_domain,
			  uint64_t *gpu_addr);
void radeon_gem_object_unpin(struct drm_gem_object *obj);
 
 
/*
 * GART structures, functions & helpers
 */
struct radeon_mc;
 
struct radeon_gart_table_ram {
    volatile uint32_t       *ptr;
};
 
struct radeon_gart_table_vram {
	struct radeon_bo		*robj;
    volatile uint32_t       *ptr;
};
 
union radeon_gart_table {
    struct radeon_gart_table_ram    ram;
    struct radeon_gart_table_vram   vram;
};
 
#define RADEON_GPU_PAGE_SIZE 4096
#define RADEON_GPU_PAGE_MASK (RADEON_GPU_PAGE_SIZE - 1)
 
struct radeon_gart {
    dma_addr_t          table_addr;
    unsigned            num_gpu_pages;
    unsigned            num_cpu_pages;
    unsigned            table_size;
    union radeon_gart_table     table;
    struct page         **pages;
    dma_addr_t          *pages_addr;
    bool                ready;
};
 
int radeon_gart_table_ram_alloc(struct radeon_device *rdev);
void radeon_gart_table_ram_free(struct radeon_device *rdev);
int radeon_gart_table_vram_alloc(struct radeon_device *rdev);
void radeon_gart_table_vram_free(struct radeon_device *rdev);
int radeon_gart_init(struct radeon_device *rdev);
void radeon_gart_fini(struct radeon_device *rdev);
void radeon_gart_unbind(struct radeon_device *rdev, unsigned offset,
			int pages);
int radeon_gart_bind(struct radeon_device *rdev, unsigned offset,
            int pages, u32_t *pagelist);
 
 
/*
 * GPU MC structures, functions & helpers
 */
struct radeon_mc {
    resource_size_t     aper_size;
    resource_size_t     aper_base;
    resource_size_t     agp_base;
	/* for some chips with <= 32MB we need to lie
	 * about vram size near mc fb location */
	u64			mc_vram_size;
	u64			visible_vram_size;
	u64			gtt_size;
	u64			gtt_start;
	u64			gtt_end;
	u64			vram_start;
	u64			vram_end;
    unsigned            vram_width;
	u64			real_vram_size;
    int                 vram_mtrr;
    bool                vram_is_ddr;
	bool                    igp_sideport_enabled;
};
 
bool radeon_combios_sideport_present(struct radeon_device *rdev);
bool radeon_atombios_sideport_present(struct radeon_device *rdev);
 
/*
 * GPU scratch registers structures, functions & helpers
 */
struct radeon_scratch {
    unsigned        num_reg;
    bool            free[32];
    uint32_t        reg[32];
};
 
int radeon_scratch_get(struct radeon_device *rdev, uint32_t *reg);
void radeon_scratch_free(struct radeon_device *rdev, uint32_t reg);
 
 
/*
 * IRQS.
 */
struct radeon_irq {
	bool		installed;
	bool		sw_int;
	/* FIXME: use a define max crtc rather than hardcode it */
	bool		crtc_vblank_int[2];
	/* FIXME: use defines for max hpd/dacs */
	bool            hpd[6];
    spinlock_t  sw_lock;
	int sw_refcount;
};
 
int radeon_irq_kms_init(struct radeon_device *rdev);
void radeon_irq_kms_fini(struct radeon_device *rdev);
void radeon_irq_kms_sw_irq_get(struct radeon_device *rdev);
void radeon_irq_kms_sw_irq_put(struct radeon_device *rdev);
 
/*
 * CP & ring.
 */
struct radeon_ib {
    struct list_head    list;
	unsigned		idx;
    uint64_t            gpu_addr;
	struct radeon_fence	*fence;
    uint32_t            *ptr;
    uint32_t            length_dw;
	bool			free;
};
 
/*
 * locking -
 * mutex protects scheduled_ibs, ready, alloc_bm
 */
struct radeon_ib_pool {
	struct mutex		mutex;
	struct radeon_bo	*robj;
	struct list_head	bogus_ib;
	struct radeon_ib	ibs[RADEON_IB_POOL_SIZE];
    bool                ready;
	unsigned		head_id;
};
 
struct radeon_cp {
	struct radeon_bo	*ring_obj;
	volatile uint32_t	*ring;
    unsigned            rptr;
    unsigned            wptr;
    unsigned            wptr_old;
    unsigned            ring_size;
    unsigned            ring_free_dw;
    int                 count_dw;
    uint64_t            gpu_addr;
    uint32_t            align_mask;
    uint32_t            ptr_mask;
	struct mutex		mutex;
    bool                ready;
};
 
/*
 * R6xx+ IH ring
 */
struct r600_ih {
	struct radeon_bo	*ring_obj;
	volatile uint32_t	*ring;
    unsigned            rptr;
    unsigned            wptr;
    unsigned            wptr_old;
    unsigned            ring_size;
    uint64_t            gpu_addr;
    uint32_t            ptr_mask;
    spinlock_t              lock;
    bool                enabled;
};
 
struct r600_blit {
	struct mutex		mutex;
	struct radeon_bo	*shader_obj;
	u64 shader_gpu_addr;
	u32 vs_offset, ps_offset;
	u32 state_offset;
	u32 state_len;
	u32 vb_used, vb_total;
	struct radeon_ib *vb_ib;
};
 
int radeon_ib_get(struct radeon_device *rdev, struct radeon_ib **ib);
void radeon_ib_free(struct radeon_device *rdev, struct radeon_ib **ib);
int radeon_ib_schedule(struct radeon_device *rdev, struct radeon_ib *ib);
int radeon_ib_pool_init(struct radeon_device *rdev);
void radeon_ib_pool_fini(struct radeon_device *rdev);
int radeon_ib_test(struct radeon_device *rdev);
extern void radeon_ib_bogus_add(struct radeon_device *rdev, struct radeon_ib *ib);
/* Ring access between begin & end cannot sleep */
void radeon_ring_free_size(struct radeon_device *rdev);
int radeon_ring_lock(struct radeon_device *rdev, unsigned ndw);
void radeon_ring_unlock_commit(struct radeon_device *rdev);
void radeon_ring_unlock_undo(struct radeon_device *rdev);
int radeon_ring_test(struct radeon_device *rdev);
int radeon_ring_init(struct radeon_device *rdev, unsigned ring_size);
void radeon_ring_fini(struct radeon_device *rdev);
 
 
/*
 * CS.
 */
struct radeon_cs_reloc {
//	struct drm_gem_object		*gobj;
	struct radeon_bo		*robj;
	struct radeon_bo_list		lobj;
    uint32_t                handle;
    uint32_t                flags;
};
 
struct radeon_cs_chunk {
	uint32_t		chunk_id;
	uint32_t		length_dw;
	int kpage_idx[2];
	uint32_t                *kpage[2];
	uint32_t		*kdata;
	void __user *user_ptr;
	int last_copied_page;
	int last_page_index;
};
 
struct radeon_cs_parser {
	struct device		*dev;
	struct radeon_device	*rdev;
//	struct drm_file		*filp;
	/* chunks */
	unsigned		nchunks;
	struct radeon_cs_chunk	*chunks;
	uint64_t		*chunks_array;
	/* IB */
	unsigned		idx;
	/* relocations */
	unsigned		nrelocs;
	struct radeon_cs_reloc	*relocs;
	struct radeon_cs_reloc	**relocs_ptr;
	struct list_head	validated;
	/* indices of various chunks */
	int			chunk_ib_idx;
	int			chunk_relocs_idx;
	struct radeon_ib	*ib;
	void			*track;
	unsigned		family;
	int parser_error;
};
 
extern int radeon_cs_update_pages(struct radeon_cs_parser *p, int pg_idx);
extern int radeon_cs_finish_pages(struct radeon_cs_parser *p);
 
 
static inline u32 radeon_get_ib_value(struct radeon_cs_parser *p, int idx)
{
	struct radeon_cs_chunk *ibc = &p->chunks[p->chunk_ib_idx];
	u32 pg_idx, pg_offset;
	u32 idx_value = 0;
	int new_page;
 
	pg_idx = (idx * 4) / PAGE_SIZE;
	pg_offset = (idx * 4) % PAGE_SIZE;
 
	if (ibc->kpage_idx[0] == pg_idx)
		return ibc->kpage[0][pg_offset/4];
	if (ibc->kpage_idx[1] == pg_idx)
		return ibc->kpage[1][pg_offset/4];
 
	new_page = radeon_cs_update_pages(p, pg_idx);
	if (new_page < 0) {
		p->parser_error = new_page;
		return 0;
	}
 
	idx_value = ibc->kpage[new_page][pg_offset/4];
	return idx_value;
}
 
struct radeon_cs_packet {
	unsigned	idx;
	unsigned	type;
	unsigned	reg;
	unsigned	opcode;
	int		count;
	unsigned	one_reg_wr;
};
 
typedef int (*radeon_packet0_check_t)(struct radeon_cs_parser *p,
				      struct radeon_cs_packet *pkt,
				      unsigned idx, unsigned reg);
typedef int (*radeon_packet3_check_t)(struct radeon_cs_parser *p,
				      struct radeon_cs_packet *pkt);
 
 
/*
 * AGP
 */
int radeon_agp_init(struct radeon_device *rdev);
void radeon_agp_resume(struct radeon_device *rdev);
void radeon_agp_fini(struct radeon_device *rdev);
 
 
/*
 * Writeback
 */
struct radeon_wb {
	struct radeon_bo	*wb_obj;
	volatile uint32_t	*wb;
	uint64_t		gpu_addr;
};
 
/**
 * struct radeon_pm - power management datas
 * @max_bandwidth:      maximum bandwidth the gpu has (MByte/s)
 * @igp_sideport_mclk:  sideport memory clock Mhz (rs690,rs740,rs780,rs880)
 * @igp_system_mclk:    system clock Mhz (rs690,rs740,rs780,rs880)
 * @igp_ht_link_clk:    ht link clock Mhz (rs690,rs740,rs780,rs880)
 * @igp_ht_link_width:  ht link width in bits (rs690,rs740,rs780,rs880)
 * @k8_bandwidth:       k8 bandwidth the gpu has (MByte/s) (IGP)
 * @sideport_bandwidth: sideport bandwidth the gpu has (MByte/s) (IGP)
 * @ht_bandwidth:       ht bandwidth the gpu has (MByte/s) (IGP)
 * @core_bandwidth:     core GPU bandwidth the gpu has (MByte/s) (IGP)
 * @sclk:          	GPU clock Mhz (core bandwith depends of this clock)
 * @needed_bandwidth:   current bandwidth needs
 *
 * It keeps track of various data needed to take powermanagement decision.
 * Bandwith need is used to determine minimun clock of the GPU and memory.
 * Equation between gpu/memory clock and available bandwidth is hw dependent
 * (type of memory, bus size, efficiency, ...)
 */
enum radeon_pm_state {
	PM_STATE_DISABLED,
	PM_STATE_MINIMUM,
	PM_STATE_PAUSED,
	PM_STATE_ACTIVE
};
enum radeon_pm_action {
	PM_ACTION_NONE,
	PM_ACTION_MINIMUM,
	PM_ACTION_DOWNCLOCK,
	PM_ACTION_UPCLOCK
};
 
enum radeon_voltage_type {
	VOLTAGE_NONE = 0,
	VOLTAGE_GPIO,
	VOLTAGE_VDDC,
	VOLTAGE_SW
};
 
enum radeon_pm_state_type {
	POWER_STATE_TYPE_DEFAULT,
	POWER_STATE_TYPE_POWERSAVE,
	POWER_STATE_TYPE_BATTERY,
	POWER_STATE_TYPE_BALANCED,
	POWER_STATE_TYPE_PERFORMANCE,
};
 
enum radeon_pm_clock_mode_type {
	POWER_MODE_TYPE_DEFAULT,
	POWER_MODE_TYPE_LOW,
	POWER_MODE_TYPE_MID,
	POWER_MODE_TYPE_HIGH,
};
 
struct radeon_voltage {
	enum radeon_voltage_type type;
	/* gpio voltage */
	struct radeon_gpio_rec gpio;
	u32 delay; /* delay in usec from voltage drop to sclk change */
	bool active_high; /* voltage drop is active when bit is high */
	/* VDDC voltage */
	u8 vddc_id; /* index into vddc voltage table */
	u8 vddci_id; /* index into vddci voltage table */
	bool vddci_enabled;
	/* r6xx+ sw */
	u32 voltage;
};
 
struct radeon_pm_non_clock_info {
	/* pcie lanes */
	int pcie_lanes;
	/* standardized non-clock flags */
	u32 flags;
};
 
struct radeon_pm_clock_info {
	/* memory clock */
	u32 mclk;
	/* engine clock */
	u32 sclk;
	/* voltage info */
	struct radeon_voltage voltage;
	/* standardized clock flags - not sure we'll need these */
	u32 flags;
};
 
struct radeon_power_state {
	enum radeon_pm_state_type type;
	/* XXX: use a define for num clock modes */
	struct radeon_pm_clock_info clock_info[8];
	/* number of valid clock modes in this power state */
	int num_clock_modes;
	struct radeon_pm_clock_info *default_clock_mode;
	/* non clock info about this state */
	struct radeon_pm_non_clock_info non_clock_info;
	bool voltage_drop_active;
};
 
/*
 * Some modes are overclocked by very low value, accept them
 */
#define RADEON_MODE_OVERCLOCK_MARGIN 500 /* 5 MHz */
 
struct radeon_pm {
	struct mutex		mutex;
//	struct delayed_work	idle_work;
	enum radeon_pm_state	state;
	enum radeon_pm_action	planned_action;
	unsigned long		action_timeout;
	bool 			downclocked;
	int			active_crtcs;
	int			req_vblank;
	fixed20_12		max_bandwidth;
	fixed20_12		igp_sideport_mclk;
	fixed20_12		igp_system_mclk;
	fixed20_12		igp_ht_link_clk;
	fixed20_12		igp_ht_link_width;
	fixed20_12		k8_bandwidth;
	fixed20_12		sideport_bandwidth;
	fixed20_12		ht_bandwidth;
	fixed20_12		core_bandwidth;
	fixed20_12		sclk;
	fixed20_12		needed_bandwidth;
	/* XXX: use a define for num power modes */
	struct radeon_power_state power_state[8];
	/* number of valid power states */
	int                     num_power_states;
	struct radeon_power_state *current_power_state;
	struct radeon_pm_clock_info *current_clock_mode;
	struct radeon_power_state *requested_power_state;
	struct radeon_pm_clock_info *requested_clock_mode;
	struct radeon_power_state *default_power_state;
};
 
/*
 * ASIC specific functions.
 */
struct radeon_asic {
	int (*init)(struct radeon_device *rdev);
	void (*fini)(struct radeon_device *rdev);
	int (*resume)(struct radeon_device *rdev);
	int (*suspend)(struct radeon_device *rdev);
	void (*vga_set_state)(struct radeon_device *rdev, bool state);
	int (*gpu_reset)(struct radeon_device *rdev);
	void (*gart_tlb_flush)(struct radeon_device *rdev);
	int (*gart_set_page)(struct radeon_device *rdev, int i, uint64_t addr);
	int (*cp_init)(struct radeon_device *rdev, unsigned ring_size);
	void (*cp_fini)(struct radeon_device *rdev);
	void (*cp_disable)(struct radeon_device *rdev);
	void (*cp_commit)(struct radeon_device *rdev);
	void (*ring_start)(struct radeon_device *rdev);
	int (*ring_test)(struct radeon_device *rdev);
	void (*ring_ib_execute)(struct radeon_device *rdev, struct radeon_ib *ib);
	int (*irq_set)(struct radeon_device *rdev);
	int (*irq_process)(struct radeon_device *rdev);
	u32 (*get_vblank_counter)(struct radeon_device *rdev, int crtc);
	void (*fence_ring_emit)(struct radeon_device *rdev, struct radeon_fence *fence);
	int (*cs_parse)(struct radeon_cs_parser *p);
	int (*copy_blit)(struct radeon_device *rdev,
			 uint64_t src_offset,
			 uint64_t dst_offset,
			 unsigned num_pages,
			 struct radeon_fence *fence);
	int (*copy_dma)(struct radeon_device *rdev,
			uint64_t src_offset,
			uint64_t dst_offset,
			unsigned num_pages,
			struct radeon_fence *fence);
	int (*copy)(struct radeon_device *rdev,
		    uint64_t src_offset,
		    uint64_t dst_offset,
		    unsigned num_pages,
		    struct radeon_fence *fence);
	uint32_t (*get_engine_clock)(struct radeon_device *rdev);
	void (*set_engine_clock)(struct radeon_device *rdev, uint32_t eng_clock);
	uint32_t (*get_memory_clock)(struct radeon_device *rdev);
	void (*set_memory_clock)(struct radeon_device *rdev, uint32_t mem_clock);
	int (*get_pcie_lanes)(struct radeon_device *rdev);
	void (*set_pcie_lanes)(struct radeon_device *rdev, int lanes);
	void (*set_clock_gating)(struct radeon_device *rdev, int enable);
	int (*set_surface_reg)(struct radeon_device *rdev, int reg,
			       uint32_t tiling_flags, uint32_t pitch,
			       uint32_t offset, uint32_t obj_size);
	int (*clear_surface_reg)(struct radeon_device *rdev, int reg);
	void (*bandwidth_update)(struct radeon_device *rdev);
	void (*hpd_init)(struct radeon_device *rdev);
	void (*hpd_fini)(struct radeon_device *rdev);
	bool (*hpd_sense)(struct radeon_device *rdev, enum radeon_hpd_id hpd);
	void (*hpd_set_polarity)(struct radeon_device *rdev, enum radeon_hpd_id hpd);
	/* ioctl hw specific callback. Some hw might want to perform special
	 * operation on specific ioctl. For instance on wait idle some hw
	 * might want to perform and HDP flush through MMIO as it seems that
	 * some R6XX/R7XX hw doesn't take HDP flush into account if programmed
	 * through ring.
	 */
	void (*ioctl_wait_idle)(struct radeon_device *rdev, struct radeon_bo *bo);
};
 
/*
 * Asic structures
 */
struct r100_asic {
	const unsigned	*reg_safe_bm;
	unsigned	reg_safe_bm_size;
	u32		hdp_cntl;
};
 
struct r300_asic {
	const unsigned	*reg_safe_bm;
	unsigned	reg_safe_bm_size;
	u32		resync_scratch;
	u32		hdp_cntl;
};
 
struct r600_asic {
	unsigned max_pipes;
	unsigned max_tile_pipes;
	unsigned max_simds;
	unsigned max_backends;
	unsigned max_gprs;
	unsigned max_threads;
	unsigned max_stack_entries;
	unsigned max_hw_contexts;
	unsigned max_gs_threads;
	unsigned sx_max_export_size;
	unsigned sx_max_export_pos_size;
	unsigned sx_max_export_smx_size;
	unsigned sq_num_cf_insts;
	unsigned tiling_nbanks;
	unsigned tiling_npipes;
	unsigned tiling_group_size;
};
 
struct rv770_asic {
	unsigned max_pipes;
	unsigned max_tile_pipes;
	unsigned max_simds;
	unsigned max_backends;
	unsigned max_gprs;
	unsigned max_threads;
	unsigned max_stack_entries;
	unsigned max_hw_contexts;
	unsigned max_gs_threads;
	unsigned sx_max_export_size;
	unsigned sx_max_export_pos_size;
	unsigned sx_max_export_smx_size;
	unsigned sq_num_cf_insts;
	unsigned sx_num_of_sets;
	unsigned sc_prim_fifo_size;
	unsigned sc_hiz_tile_fifo_size;
	unsigned sc_earlyz_tile_fifo_fize;
	unsigned tiling_nbanks;
	unsigned tiling_npipes;
	unsigned tiling_group_size;
};
 
union radeon_asic_config {
	struct r300_asic	r300;
	struct r100_asic	r100;
	struct r600_asic	r600;
	struct rv770_asic	rv770;
};
 
 
/*
 
 
 
 
/*
 * Core structure, functions and helpers.
 */
typedef uint32_t (*radeon_rreg_t)(struct radeon_device*, uint32_t);
typedef void (*radeon_wreg_t)(struct radeon_device*, uint32_t, uint32_t);
 
struct radeon_device {
	struct device			*dev;
    struct drm_device          *ddev;
    struct pci_dev             *pdev;
    /* ASIC */
    union radeon_asic_config    config;
    enum radeon_family          family;
    unsigned long               flags;
    int                         usec_timeout;
    enum radeon_pll_errata      pll_errata;
    int                         num_gb_pipes;
	int				            num_z_pipes;
    int                         disp_priority;
    /* BIOS */
    uint8_t                     *bios;
    bool                        is_atom_bios;
    uint16_t                    bios_header_start;
	struct radeon_bo		    *stollen_vga_memory;
    struct fb_info              *fbdev_info;
	struct radeon_bo		    *fbdev_rbo;
    struct radeon_framebuffer   *fbdev_rfb;
    /* Register mmio */
    unsigned long               rmmio_base;
    unsigned long               rmmio_size;
    void                       *rmmio;
    radeon_rreg_t               mc_rreg;
    radeon_wreg_t               mc_wreg;
    radeon_rreg_t               pll_rreg;
    radeon_wreg_t               pll_wreg;
	uint32_t                        pcie_reg_mask;
    radeon_rreg_t               pciep_rreg;
    radeon_wreg_t               pciep_wreg;
    struct radeon_clock         clock;
    struct radeon_mc            mc;
    struct radeon_gart          gart;
	struct radeon_mode_info		mode_info;
    struct radeon_scratch       scratch;
    struct radeon_mman          mman;
	struct radeon_fence_driver	fence_drv;
    struct radeon_cp            cp;
    struct radeon_ib_pool       ib_pool;
//    struct radeon_irq       irq;
    struct radeon_asic         *asic;
    struct radeon_gem       gem;
	struct radeon_pm		pm;
	uint32_t			bios_scratch[RADEON_BIOS_NUM_SCRATCH];
	struct mutex			cs_mutex;
    struct radeon_wb        wb;
	struct radeon_dummy_page	dummy_page;
    bool                gpu_lockup;
    bool                shutdown;
    bool                suspend;
	bool				need_dma32;
	bool				accel_working;
	struct radeon_surface_reg surface_regs[RADEON_GEM_MAX_SURFACES];
	const struct firmware *me_fw;	/* all family ME firmware */
	const struct firmware *pfp_fw;	/* r6/700 PFP firmware */
	const struct firmware *rlc_fw;	/* r6/700 RLC firmware */
	struct r600_blit r600_blit;
	int msi_enabled; /* msi enabled */
	int num_crtc; /* number of crtcs */
	struct mutex dc_hw_i2c_mutex; /* display controller hw i2c mutex */
 
	/* audio stuff */
//   struct timer_list   audio_timer;
	int			audio_channels;
	int			audio_rate;
	int			audio_bits_per_sample;
	uint8_t			audio_status_bits;
	uint8_t			audio_category_code;
 
	bool powered_down;
};
 
int radeon_device_init(struct radeon_device *rdev,
		       struct drm_device *ddev,
		       struct pci_dev *pdev,
		       uint32_t flags);
void radeon_device_fini(struct radeon_device *rdev);
int radeon_gpu_wait_for_idle(struct radeon_device *rdev);
 
/* r600 blit */
int r600_blit_prepare_copy(struct radeon_device *rdev, int size_bytes);
void r600_blit_done_copy(struct radeon_device *rdev, struct radeon_fence *fence);
void r600_kms_blit_copy(struct radeon_device *rdev,
			u64 src_gpu_addr, u64 dst_gpu_addr,
			int size_bytes);
 
static inline uint32_t r100_mm_rreg(struct radeon_device *rdev, uint32_t reg)
{
	if (reg < rdev->rmmio_size)
		return readl(((void __iomem *)rdev->rmmio) + reg);
	else {
		writel(reg, ((void __iomem *)rdev->rmmio) + RADEON_MM_INDEX);
		return readl(((void __iomem *)rdev->rmmio) + RADEON_MM_DATA);
	}
}
 
static inline void r100_mm_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v)
{
	if (reg < rdev->rmmio_size)
		writel(v, ((void __iomem *)rdev->rmmio) + reg);
	else {
		writel(reg, ((void __iomem *)rdev->rmmio) + RADEON_MM_INDEX);
		writel(v, ((void __iomem *)rdev->rmmio) + RADEON_MM_DATA);
	}
}
 
/*
 * Cast helper
 */
#define to_radeon_fence(p) ((struct radeon_fence *)(p))
 
/*
 * Registers read & write functions.
 */
#define RREG8(reg) readb(((void __iomem *)rdev->rmmio) + (reg))
#define WREG8(reg, v) writeb(v, ((void __iomem *)rdev->rmmio) + (reg))
#define RREG32(reg) r100_mm_rreg(rdev, (reg))
#define WREG32(reg, v) r100_mm_wreg(rdev, (reg), (v))
#define REG_SET(FIELD, v) (((v) << FIELD##_SHIFT) & FIELD##_MASK)
#define REG_GET(FIELD, v) (((v) << FIELD##_SHIFT) & FIELD##_MASK)
#define RREG32_PLL(reg) rdev->pll_rreg(rdev, (reg))
#define WREG32_PLL(reg, v) rdev->pll_wreg(rdev, (reg), (v))
#define RREG32_MC(reg) rdev->mc_rreg(rdev, (reg))
#define WREG32_MC(reg, v) rdev->mc_wreg(rdev, (reg), (v))
#define RREG32_PCIE(reg) rv370_pcie_rreg(rdev, (reg))
#define WREG32_PCIE(reg, v) rv370_pcie_wreg(rdev, (reg), (v))
#define RREG32_PCIE_P(reg) rdev->pciep_rreg(rdev, (reg))
#define WREG32_PCIE_P(reg, v) rdev->pciep_wreg(rdev, (reg), (v))
#define WREG32_P(reg, val, mask)				\
	do {							\
		uint32_t tmp_ = RREG32(reg);			\
		tmp_ &= (mask);					\
		tmp_ |= ((val) & ~(mask));			\
		WREG32(reg, tmp_);				\
	} while (0)
#define WREG32_PLL_P(reg, val, mask)				\
	do {							\
		uint32_t tmp_ = RREG32_PLL(reg);		\
		tmp_ &= (mask);					\
		tmp_ |= ((val) & ~(mask));			\
		WREG32_PLL(reg, tmp_);				\
	} while (0)
 
/*
 * Indirect registers accessor
 */
static inline uint32_t rv370_pcie_rreg(struct radeon_device *rdev, uint32_t reg)
{
	uint32_t r;
 
	WREG32(RADEON_PCIE_INDEX, ((reg) & rdev->pcie_reg_mask));
	r = RREG32(RADEON_PCIE_DATA);
	return r;
}
 
static inline void rv370_pcie_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v)
{
	WREG32(RADEON_PCIE_INDEX, ((reg) & rdev->pcie_reg_mask));
	WREG32(RADEON_PCIE_DATA, (v));
}
 
void r100_pll_errata_after_index(struct radeon_device *rdev);
 
 
/*
 * ASICs helpers.
 */
#define ASIC_IS_RN50(rdev) ((rdev->pdev->device == 0x515e) || \
			    (rdev->pdev->device == 0x5969))
#define ASIC_IS_RV100(rdev) ((rdev->family == CHIP_RV100) || \
        (rdev->family == CHIP_RV200) || \
        (rdev->family == CHIP_RS100) || \
        (rdev->family == CHIP_RS200) || \
        (rdev->family == CHIP_RV250) || \
        (rdev->family == CHIP_RV280) || \
        (rdev->family == CHIP_RS300))
#define ASIC_IS_R300(rdev) ((rdev->family == CHIP_R300)  || \
        (rdev->family == CHIP_RV350) ||         \
        (rdev->family == CHIP_R350)  ||         \
        (rdev->family == CHIP_RV380) ||         \
        (rdev->family == CHIP_R420)  ||         \
        (rdev->family == CHIP_R423)  ||         \
        (rdev->family == CHIP_RV410) ||         \
        (rdev->family == CHIP_RS400) ||         \
        (rdev->family == CHIP_RS480))
#define ASIC_IS_AVIVO(rdev) ((rdev->family >= CHIP_RS600))
#define ASIC_IS_DCE3(rdev) ((rdev->family >= CHIP_RV620))
#define ASIC_IS_DCE32(rdev) ((rdev->family >= CHIP_RV730))
#define ASIC_IS_DCE4(rdev) ((rdev->family >= CHIP_CEDAR))
 
/*
 * BIOS helpers.
 */
#define RBIOS8(i) (rdev->bios[i])
#define RBIOS16(i) (RBIOS8(i) | (RBIOS8((i)+1) << 8))
#define RBIOS32(i) ((RBIOS16(i)) | (RBIOS16((i)+2) << 16))
 
int radeon_combios_init(struct radeon_device *rdev);
void radeon_combios_fini(struct radeon_device *rdev);
int radeon_atombios_init(struct radeon_device *rdev);
void radeon_atombios_fini(struct radeon_device *rdev);
 
 
/*
 * RING helpers.
 */
static inline void radeon_ring_write(struct radeon_device *rdev, uint32_t v)
{
#if DRM_DEBUG_CODE
	if (rdev->cp.count_dw <= 0) {
		DRM_ERROR("radeon: writting more dword to ring than expected !\n");
	}
#endif
	rdev->cp.ring[rdev->cp.wptr++] = v;
	rdev->cp.wptr &= rdev->cp.ptr_mask;
	rdev->cp.count_dw--;
	rdev->cp.ring_free_dw--;
}
 
 
/*
 * ASICs macro.
 */
#define radeon_init(rdev) (rdev)->asic->init((rdev))
#define radeon_fini(rdev) (rdev)->asic->fini((rdev))
#define radeon_resume(rdev) (rdev)->asic->resume((rdev))
#define radeon_suspend(rdev) (rdev)->asic->suspend((rdev))
#define radeon_cs_parse(p) rdev->asic->cs_parse((p))
#define radeon_vga_set_state(rdev, state) (rdev)->asic->vga_set_state((rdev), (state))
#define radeon_gpu_reset(rdev) (rdev)->asic->gpu_reset((rdev))
#define radeon_gart_tlb_flush(rdev) (rdev)->asic->gart_tlb_flush((rdev))
#define radeon_gart_set_page(rdev, i, p) (rdev)->asic->gart_set_page((rdev), (i), (p))
#define radeon_cp_commit(rdev) (rdev)->asic->cp_commit((rdev))
#define radeon_ring_start(rdev) (rdev)->asic->ring_start((rdev))
#define radeon_ring_test(rdev) (rdev)->asic->ring_test((rdev))
#define radeon_ring_ib_execute(rdev, ib) (rdev)->asic->ring_ib_execute((rdev), (ib))
#define radeon_irq_set(rdev) (rdev)->asic->irq_set((rdev))
#define radeon_irq_process(rdev) (rdev)->asic->irq_process((rdev))
#define radeon_get_vblank_counter(rdev, crtc) (rdev)->asic->get_vblank_counter((rdev), (crtc))
#define radeon_fence_ring_emit(rdev, fence) (rdev)->asic->fence_ring_emit((rdev), (fence))
#define radeon_copy_blit(rdev, s, d, np, f) (rdev)->asic->copy_blit((rdev), (s), (d), (np), (f))
#define radeon_copy_dma(rdev, s, d, np, f) (rdev)->asic->copy_dma((rdev), (s), (d), (np), (f))
#define radeon_copy(rdev, s, d, np, f) (rdev)->asic->copy((rdev), (s), (d), (np), (f))
#define radeon_get_engine_clock(rdev) (rdev)->asic->get_engine_clock((rdev))
#define radeon_set_engine_clock(rdev, e) (rdev)->asic->set_engine_clock((rdev), (e))
#define radeon_get_memory_clock(rdev) (rdev)->asic->get_memory_clock((rdev))
#define radeon_set_memory_clock(rdev, e) (rdev)->asic->set_memory_clock((rdev), (e))
#define radeon_get_pcie_lanes(rdev) (rdev)->asic->get_pcie_lanes((rdev))
#define radeon_set_pcie_lanes(rdev, l) (rdev)->asic->set_pcie_lanes((rdev), (l))
#define radeon_set_clock_gating(rdev, e) (rdev)->asic->set_clock_gating((rdev), (e))
#define radeon_set_surface_reg(rdev, r, f, p, o, s) ((rdev)->asic->set_surface_reg((rdev), (r), (f), (p), (o), (s)))
#define radeon_clear_surface_reg(rdev, r) ((rdev)->asic->clear_surface_reg((rdev), (r)))
#define radeon_bandwidth_update(rdev) (rdev)->asic->bandwidth_update((rdev))
#define radeon_hpd_init(rdev) (rdev)->asic->hpd_init((rdev))
#define radeon_hpd_fini(rdev) (rdev)->asic->hpd_fini((rdev))
#define radeon_hpd_sense(rdev, hpd) (rdev)->asic->hpd_sense((rdev), (hpd))
#define radeon_hpd_set_polarity(rdev, hpd) (rdev)->asic->hpd_set_polarity((rdev), (hpd))
 
/* Common functions */
/* AGP */
extern void radeon_agp_disable(struct radeon_device *rdev);
extern int radeon_gart_table_vram_pin(struct radeon_device *rdev);
extern void radeon_gart_restore(struct radeon_device *rdev);
extern int radeon_modeset_init(struct radeon_device *rdev);
extern void radeon_modeset_fini(struct radeon_device *rdev);
extern bool radeon_card_posted(struct radeon_device *rdev);
extern bool radeon_boot_test_post_card(struct radeon_device *rdev);
extern int radeon_clocks_init(struct radeon_device *rdev);
extern void radeon_clocks_fini(struct radeon_device *rdev);
extern void radeon_scratch_init(struct radeon_device *rdev);
extern void radeon_surface_init(struct radeon_device *rdev);
extern int radeon_cs_parser_init(struct radeon_cs_parser *p, void *data);
extern void radeon_legacy_set_clock_gating(struct radeon_device *rdev, int enable);
extern void radeon_atom_set_clock_gating(struct radeon_device *rdev, int enable);
extern void radeon_ttm_placement_from_domain(struct radeon_bo *rbo, u32 domain);
extern bool radeon_ttm_bo_is_radeon_bo(struct ttm_buffer_object *bo);
extern void radeon_vram_location(struct radeon_device *rdev, struct radeon_mc *mc, u64 base);
extern void radeon_gtt_location(struct radeon_device *rdev, struct radeon_mc *mc);
extern int radeon_resume_kms(struct drm_device *dev);
extern int radeon_suspend_kms(struct drm_device *dev, pm_message_t state);
 
/* r100,rv100,rs100,rv200,rs200,r200,rv250,rs300,rv280 */
struct r100_mc_save {
	u32	GENMO_WT;
	u32	CRTC_EXT_CNTL;
	u32	CRTC_GEN_CNTL;
	u32	CRTC2_GEN_CNTL;
	u32	CUR_OFFSET;
	u32	CUR2_OFFSET;
};
extern void r100_cp_disable(struct radeon_device *rdev);
extern int r100_cp_init(struct radeon_device *rdev, unsigned ring_size);
extern void r100_cp_fini(struct radeon_device *rdev);
extern void r100_pci_gart_tlb_flush(struct radeon_device *rdev);
extern int r100_pci_gart_init(struct radeon_device *rdev);
extern void r100_pci_gart_fini(struct radeon_device *rdev);
extern int r100_pci_gart_enable(struct radeon_device *rdev);
extern void r100_pci_gart_disable(struct radeon_device *rdev);
extern int r100_pci_gart_set_page(struct radeon_device *rdev, int i, uint64_t addr);
extern int r100_debugfs_mc_info_init(struct radeon_device *rdev);
extern int r100_gui_wait_for_idle(struct radeon_device *rdev);
extern void r100_ib_fini(struct radeon_device *rdev);
extern int r100_ib_init(struct radeon_device *rdev);
extern void r100_irq_disable(struct radeon_device *rdev);
extern int r100_irq_set(struct radeon_device *rdev);
extern void r100_mc_stop(struct radeon_device *rdev, struct r100_mc_save *save);
extern void r100_mc_resume(struct radeon_device *rdev, struct r100_mc_save *save);
extern void r100_vram_init_sizes(struct radeon_device *rdev);
extern void r100_wb_disable(struct radeon_device *rdev);
extern void r100_wb_fini(struct radeon_device *rdev);
extern int r100_wb_init(struct radeon_device *rdev);
extern void r100_hdp_reset(struct radeon_device *rdev);
extern int r100_rb2d_reset(struct radeon_device *rdev);
extern int r100_cp_reset(struct radeon_device *rdev);
extern void r100_vga_render_disable(struct radeon_device *rdev);
extern int r100_cs_track_check_pkt3_indx_buffer(struct radeon_cs_parser *p,
						struct radeon_cs_packet *pkt,
						struct radeon_bo *robj);
extern int r100_cs_parse_packet0(struct radeon_cs_parser *p,
				struct radeon_cs_packet *pkt,
				const unsigned *auth, unsigned n,
				radeon_packet0_check_t check);
extern int r100_cs_packet_parse(struct radeon_cs_parser *p,
				struct radeon_cs_packet *pkt,
				unsigned idx);
extern void r100_enable_bm(struct radeon_device *rdev);
extern void r100_set_common_regs(struct radeon_device *rdev);
 
/* rv200,rv250,rv280 */
extern void r200_set_safe_registers(struct radeon_device *rdev);
 
/* r300,r350,rv350,rv370,rv380 */
extern void r300_set_reg_safe(struct radeon_device *rdev);
extern void r300_mc_program(struct radeon_device *rdev);
extern void r300_mc_init(struct radeon_device *rdev);
extern void r300_clock_startup(struct radeon_device *rdev);
extern int r300_mc_wait_for_idle(struct radeon_device *rdev);
extern int rv370_pcie_gart_init(struct radeon_device *rdev);
extern void rv370_pcie_gart_fini(struct radeon_device *rdev);
extern int rv370_pcie_gart_enable(struct radeon_device *rdev);
extern void rv370_pcie_gart_disable(struct radeon_device *rdev);
 
/* r420,r423,rv410 */
extern u32 r420_mc_rreg(struct radeon_device *rdev, u32 reg);
extern void r420_mc_wreg(struct radeon_device *rdev, u32 reg, u32 v);
extern int r420_debugfs_pipes_info_init(struct radeon_device *rdev);
extern void r420_pipes_init(struct radeon_device *rdev);
 
/* rv515 */
struct rv515_mc_save {
	u32 d1vga_control;
	u32 d2vga_control;
	u32 vga_render_control;
	u32 vga_hdp_control;
	u32 d1crtc_control;
	u32 d2crtc_control;
};
extern void rv515_bandwidth_avivo_update(struct radeon_device *rdev);
extern void rv515_vga_render_disable(struct radeon_device *rdev);
extern void rv515_set_safe_registers(struct radeon_device *rdev);
extern void rv515_mc_stop(struct radeon_device *rdev, struct rv515_mc_save *save);
extern void rv515_mc_resume(struct radeon_device *rdev, struct rv515_mc_save *save);
extern void rv515_clock_startup(struct radeon_device *rdev);
extern void rv515_debugfs(struct radeon_device *rdev);
extern int rv515_suspend(struct radeon_device *rdev);
 
/* rs400 */
extern int rs400_gart_init(struct radeon_device *rdev);
extern int rs400_gart_enable(struct radeon_device *rdev);
extern void rs400_gart_adjust_size(struct radeon_device *rdev);
extern void rs400_gart_disable(struct radeon_device *rdev);
extern void rs400_gart_fini(struct radeon_device *rdev);
 
/* rs600 */
extern void rs600_set_safe_registers(struct radeon_device *rdev);
extern int rs600_irq_set(struct radeon_device *rdev);
extern void rs600_irq_disable(struct radeon_device *rdev);
 
/* rs690, rs740 */
extern void rs690_line_buffer_adjust(struct radeon_device *rdev,
					struct drm_display_mode *mode1,
					struct drm_display_mode *mode2);
 
/* r600, rv610, rv630, rv620, rv635, rv670, rs780, rs880 */
extern void r600_vram_gtt_location(struct radeon_device *rdev, struct radeon_mc *mc);
extern bool r600_card_posted(struct radeon_device *rdev);
extern void r600_cp_stop(struct radeon_device *rdev);
extern void r600_ring_init(struct radeon_device *rdev, unsigned ring_size);
extern int r600_cp_resume(struct radeon_device *rdev);
extern void r600_cp_fini(struct radeon_device *rdev);
extern int r600_count_pipe_bits(uint32_t val);
extern int r600_mc_wait_for_idle(struct radeon_device *rdev);
extern int r600_pcie_gart_init(struct radeon_device *rdev);
extern void r600_pcie_gart_tlb_flush(struct radeon_device *rdev);
extern int r600_ib_test(struct radeon_device *rdev);
extern int r600_ring_test(struct radeon_device *rdev);
extern void r600_wb_fini(struct radeon_device *rdev);
extern int r600_wb_enable(struct radeon_device *rdev);
extern void r600_wb_disable(struct radeon_device *rdev);
extern void r600_scratch_init(struct radeon_device *rdev);
extern int r600_blit_init(struct radeon_device *rdev);
extern void r600_blit_fini(struct radeon_device *rdev);
extern int r600_init_microcode(struct radeon_device *rdev);
extern int r600_gpu_reset(struct radeon_device *rdev);
/* r600 irq */
extern int r600_irq_init(struct radeon_device *rdev);
extern void r600_irq_fini(struct radeon_device *rdev);
extern void r600_ih_ring_init(struct radeon_device *rdev, unsigned ring_size);
extern int r600_irq_set(struct radeon_device *rdev);
extern void r600_irq_suspend(struct radeon_device *rdev);
/* r600 audio */
extern int r600_audio_init(struct radeon_device *rdev);
extern int r600_audio_tmds_index(struct drm_encoder *encoder);
extern void r600_audio_set_clock(struct drm_encoder *encoder, int clock);
extern void r600_audio_fini(struct radeon_device *rdev);
extern void r600_hdmi_init(struct drm_encoder *encoder);
extern void r600_hdmi_enable(struct drm_encoder *encoder, int enable);
extern void r600_hdmi_setmode(struct drm_encoder *encoder, struct drm_display_mode *mode);
extern int r600_hdmi_buffer_status_changed(struct drm_encoder *encoder);
extern void r600_hdmi_update_audio_settings(struct drm_encoder *encoder,
					    int channels,
					    int rate,
					    int bps,
					    uint8_t status_bits,
					    uint8_t category_code);
 
/* evergreen */
struct evergreen_mc_save {
	u32 vga_control[6];
	u32 vga_render_control;
	u32 vga_hdp_control;
	u32 crtc_control[6];
};
 
#include "radeon_object.h"
 
#define DRM_UDELAY(d)           udelay(d)
 
resource_size_t
drm_get_resource_start(struct drm_device *dev, unsigned int resource);
resource_size_t
drm_get_resource_len(struct drm_device *dev, unsigned int resource);
 
bool set_mode(struct drm_device *dev, struct drm_connector *connector,
              videomode_t *mode, bool strict);
 
 
#endif

Rev 1430	Rev 1630
1	/*	1	/*
2	* Copyright 2008 Advanced Micro Devices, Inc.	2	* Copyright 2008 Advanced Micro Devices, Inc.
3	* Copyright 2008 Red Hat Inc.	3	* Copyright 2008 Red Hat Inc.
4	* Copyright 2009 Jerome Glisse.	4	* Copyright 2009 Jerome Glisse.
5	*	5	*
6	* Permission is hereby granted, free of charge, to any person obtaining a	6	* Permission is hereby granted, free of charge, to any person obtaining a
7	* copy of this software and associated documentation files (the "Software"),	7	* copy of this software and associated documentation files (the "Software"),
8	* to deal in the Software without restriction, including without limitation	8	* to deal in the Software without restriction, including without limitation
9	* the rights to use, copy, modify, merge, publish, distribute, sublicense,	9	* the rights to use, copy, modify, merge, publish, distribute, sublicense,
10	* and/or sell copies of the Software, and to permit persons to whom the	10	* and/or sell copies of the Software, and to permit persons to whom the
11	* Software is furnished to do so, subject to the following conditions:	11	* Software is furnished to do so, subject to the following conditions:
12	*	12	*
13	* The above copyright notice and this permission notice shall be included in	13	* The above copyright notice and this permission notice shall be included in
14	* all copies or substantial portions of the Software.	14	* all copies or substantial portions of the Software.
15	*	15	*
16	* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR	16	* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17	* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,	17	* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18	* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL	18	* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19	* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR	19	* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
20	* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,	20	* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
21	* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR	21	* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
22	* OTHER DEALINGS IN THE SOFTWARE.	22	* OTHER DEALINGS IN THE SOFTWARE.
23	*	23	*
24	* Authors: Dave Airlie	24	* Authors: Dave Airlie
25	* Alex Deucher	25	* Alex Deucher
26	* Jerome Glisse	26	* Jerome Glisse
27	*/	27	*/
28	#ifndef __RADEON_H__	28	#ifndef __RADEON_H__
29	#define __RADEON_H__	29	#define __RADEON_H__
30		30
31	/* TODO: Here are things that needs to be done :	31	/* TODO: Here are things that needs to be done :
32	* - surface allocator & initializer : (bit like scratch reg) should	32	* - surface allocator & initializer : (bit like scratch reg) should
33	* initialize HDP_ stuff on RS600, R600, R700 hw, well anythings	33	* initialize HDP_ stuff on RS600, R600, R700 hw, well anythings
34	* related to surface	34	* related to surface
35	* - WB : write back stuff (do it bit like scratch reg things)	35	* - WB : write back stuff (do it bit like scratch reg things)
36	* - Vblank : look at Jesse's rework and what we should do	36	* - Vblank : look at Jesse's rework and what we should do
37	* - r600/r700: gart & cp	37	* - r600/r700: gart & cp
38	* - cs : clean cs ioctl use bitmap & things like that.	38	* - cs : clean cs ioctl use bitmap & things like that.
39	* - power management stuff	39	* - power management stuff
40	* - Barrier in gart code	40	* - Barrier in gart code
41	* - Unmappabled vram ?	41	* - Unmappabled vram ?
42	* - TESTING, TESTING, TESTING	42	* - TESTING, TESTING, TESTING
43	*/	43	*/
44		44
45	/* Initialization path:	45	/* Initialization path:
46	* We expect that acceleration initialization might fail for various	46	* We expect that acceleration initialization might fail for various
47	* reasons even thought we work hard to make it works on most	47	* reasons even thought we work hard to make it works on most
48	* configurations. In order to still have a working userspace in such	48	* configurations. In order to still have a working userspace in such
49	* situation the init path must succeed up to the memory controller	49	* situation the init path must succeed up to the memory controller
50	* initialization point. Failure before this point are considered as	50	* initialization point. Failure before this point are considered as
51	* fatal error. Here is the init callchain :	51	* fatal error. Here is the init callchain :
52	* radeon_device_init perform common structure, mutex initialization	52	* radeon_device_init perform common structure, mutex initialization
53	* asic_init setup the GPU memory layout and perform all	53	* asic_init setup the GPU memory layout and perform all
54	* one time initialization (failure in this	54	* one time initialization (failure in this
55	* function are considered fatal)	55	* function are considered fatal)
56	* asic_startup setup the GPU acceleration, in order to	56	* asic_startup setup the GPU acceleration, in order to
57	* follow guideline the first thing this	57	* follow guideline the first thing this
58	* function should do is setting the GPU	58	* function should do is setting the GPU
59	* memory controller (only MC setup failure	59	* memory controller (only MC setup failure
60	* are considered as fatal)	60	* are considered as fatal)
61	*/	61	*/
-		62
62		63	#include
63	#include	64	#include
64		65
65	#include	66	#include
66	#include	67	#include
67		68
68	#include	69	#include
69	#include	70	#include
70	#include	71	#include
71	#include	72	#include
72		73
73		74
74	#include	75	#include
75		76
76	#include	77	#include
77	#include "drm_edid.h"	78	#include "drm_edid.h"
78		79
79	#include "radeon_family.h"	80	#include "radeon_family.h"
80	#include "radeon_mode.h"	81	#include "radeon_mode.h"
81	#include "radeon_reg.h"	82	#include "radeon_reg.h"
82		83
83	#include	84	#include
84		85
85	/*	86	/*
86	* Modules parameters.	87	* Modules parameters.
87	*/	88	*/
88	extern int radeon_no_wb;	89	extern int radeon_no_wb;
89	extern int radeon_modeset;	90	extern int radeon_modeset;
90	extern int radeon_dynclks;	91	extern int radeon_dynclks;
91	extern int radeon_r4xx_atom;	92	extern int radeon_r4xx_atom;
92	extern int radeon_agpmode;	93	extern int radeon_agpmode;
93	extern int radeon_vram_limit;	94	extern int radeon_vram_limit;
94	extern int radeon_gart_size;	95	extern int radeon_gart_size;
95	extern int radeon_benchmarking;	96	extern int radeon_benchmarking;
96	extern int radeon_testing;	97	extern int radeon_testing;
97	extern int radeon_connector_table;	98	extern int radeon_connector_table;
98	extern int radeon_tv;	99	extern int radeon_tv;
99	extern int radeon_new_pll;	100	extern int radeon_new_pll;
100	extern int radeon_dynpm;	101	extern int radeon_dynpm;
101	extern int radeon_audio;	102	extern int radeon_audio;
102		103
103	typedef struct pm_message {	104	typedef struct pm_message {
104	int event;	105	int event;
105	} pm_message_t;	106	} pm_message_t;
106		107
107	typedef struct	108	typedef struct
108	{	109	{
109	int width;	110	int width;
110	int height;	111	int height;
111	int bpp;	112	int bpp;
112	int freq;	113	int freq;
113	}videomode_t;	114	}videomode_t;
114		115
115	static inline uint8_t __raw_readb(const volatile void __iomem *addr)	116	static inline uint8_t __raw_readb(const volatile void __iomem *addr)
116	{	117	{
117	return (const volatile uint8_t __force ) addr;	118	return (const volatile uint8_t __force ) addr;
118	}	119	}
119		120
120	static inline uint16_t __raw_readw(const volatile void __iomem *addr)	121	static inline uint16_t __raw_readw(const volatile void __iomem *addr)
121	{	122	{
122	return (const volatile uint16_t __force ) addr;	123	return (const volatile uint16_t __force ) addr;
123	}	124	}
124		125
125	static inline uint32_t __raw_readl(const volatile void __iomem *addr)	126	static inline uint32_t __raw_readl(const volatile void __iomem *addr)
126	{	127	{
127	return (const volatile uint32_t __force ) addr;	128	return (const volatile uint32_t __force ) addr;
128	}	129	}
129		130
130	#define readb __raw_readb	131	#define readb __raw_readb
131	#define readw __raw_readw	132	#define readw __raw_readw
132	#define readl __raw_readl	133	#define readl __raw_readl
133		134
134		135
135		136
136	static inline void __raw_writeb(uint8_t b, volatile void __iomem *addr)	137	static inline void __raw_writeb(uint8_t b, volatile void __iomem *addr)
137	{	138	{
138	(volatile uint8_t __force ) addr = b;	139	(volatile uint8_t __force ) addr = b;
139	}	140	}
140		141
141	static inline void __raw_writew(uint16_t b, volatile void __iomem *addr)	142	static inline void __raw_writew(uint16_t b, volatile void __iomem *addr)
142	{	143	{
143	(volatile uint16_t __force ) addr = b;	144	(volatile uint16_t __force ) addr = b;
144	}	145	}
145		146
146	static inline void __raw_writel(uint32_t b, volatile void __iomem *addr)	147	static inline void __raw_writel(uint32_t b, volatile void __iomem *addr)
147	{	148	{
148	(volatile uint32_t __force ) addr = b;	149	(volatile uint32_t __force ) addr = b;
149	}	150	}
150		151
151	static inline void __raw_writeq(__u64 b, volatile void __iomem *addr)	152	static inline void __raw_writeq(__u64 b, volatile void __iomem *addr)
152	{	153	{
153	(volatile __u64 )addr = b;	154	(volatile __u64 )addr = b;
154	}	155	}
155		156
156	#define writeb __raw_writeb	157	#define writeb __raw_writeb
157	#define writew __raw_writew	158	#define writew __raw_writew
158	#define writel __raw_writel	159	#define writel __raw_writel
159	#define writeq __raw_writeq	160	#define writeq __raw_writeq
160		161
161		162
162	/*	163	/*
163	* Copy from radeon_drv.h so we don't have to include both and have conflicting	164	* Copy from radeon_drv.h so we don't have to include both and have conflicting
164	* symbol;	165	* symbol;
165	*/	166	*/
166	#define RADEON_MAX_USEC_TIMEOUT 100000 /* 100 ms */	167	#define RADEON_MAX_USEC_TIMEOUT 100000 /* 100 ms */
167	/* RADEON_IB_POOL_SIZE must be a power of 2 */	168	/* RADEON_IB_POOL_SIZE must be a power of 2 */
168	#define RADEON_IB_POOL_SIZE 16	169	#define RADEON_IB_POOL_SIZE 16
169	#define RADEON_DEBUGFS_MAX_NUM_FILES 32	170	#define RADEON_DEBUGFS_MAX_NUM_FILES 32
170	#define RADEONFB_CONN_LIMIT 4	171	#define RADEONFB_CONN_LIMIT 4
171	#define RADEON_BIOS_NUM_SCRATCH 8	172	#define RADEON_BIOS_NUM_SCRATCH 8
172		173
173	/*	174	/*
174	* Errata workarounds.	175	* Errata workarounds.
175	*/	176	*/
176	enum radeon_pll_errata {	177	enum radeon_pll_errata {
177	CHIP_ERRATA_R300_CG = 0x00000001,	178	CHIP_ERRATA_R300_CG = 0x00000001,
178	CHIP_ERRATA_PLL_DUMMYREADS = 0x00000002,	179	CHIP_ERRATA_PLL_DUMMYREADS = 0x00000002,
179	CHIP_ERRATA_PLL_DELAY = 0x00000004	180	CHIP_ERRATA_PLL_DELAY = 0x00000004
180	};	181	};
181		182
182		183
183	struct radeon_device;	184	struct radeon_device;
184		185
185		186
186	/*	187	/*
187	* BIOS.	188	* BIOS.
188	*/	189	*/
189	#define ATRM_BIOS_PAGE 4096	190	#define ATRM_BIOS_PAGE 4096
190		191
191	#if defined(CONFIG_VGA_SWITCHEROO)	192	#if defined(CONFIG_VGA_SWITCHEROO)
192	bool radeon_atrm_supported(struct pci_dev *pdev);	193	bool radeon_atrm_supported(struct pci_dev *pdev);
193	int radeon_atrm_get_bios_chunk(uint8_t *bios, int offset, int len);	194	int radeon_atrm_get_bios_chunk(uint8_t *bios, int offset, int len);
194	#else	195	#else
195	static inline bool radeon_atrm_supported(struct pci_dev *pdev)	196	static inline bool radeon_atrm_supported(struct pci_dev *pdev)
196	{	197	{
197	return false;	198	return false;
198	}	199	}
199		200
200	static inline int radeon_atrm_get_bios_chunk(uint8_t *bios, int offset, int len){	201	static inline int radeon_atrm_get_bios_chunk(uint8_t *bios, int offset, int len){
201	return -EINVAL;	202	return -EINVAL;
202	}	203	}
203	#endif	204	#endif
204	bool radeon_get_bios(struct radeon_device *rdev);	205	bool radeon_get_bios(struct radeon_device *rdev);
205		206
206		207
207	/*	208	/*
208	* Dummy page	209	* Dummy page
209	*/	210	*/
210	struct radeon_dummy_page {	211	struct radeon_dummy_page {
211	struct page *page;	212	struct page *page;
212	dma_addr_t addr;	213	dma_addr_t addr;
213	};	214	};
214	int radeon_dummy_page_init(struct radeon_device *rdev);	215	int radeon_dummy_page_init(struct radeon_device *rdev);
215	void radeon_dummy_page_fini(struct radeon_device *rdev);	216	void radeon_dummy_page_fini(struct radeon_device *rdev);
216		217
217		218
218	/*	219	/*
219	* Clocks	220	* Clocks
220	*/	221	*/
221	struct radeon_clock {	222	struct radeon_clock {
222	struct radeon_pll p1pll;	223	struct radeon_pll p1pll;
223	struct radeon_pll p2pll;	224	struct radeon_pll p2pll;
224	struct radeon_pll dcpll;	225	struct radeon_pll dcpll;
225	struct radeon_pll spll;	226	struct radeon_pll spll;
226	struct radeon_pll mpll;	227	struct radeon_pll mpll;
227	/* 10 Khz units */	228	/* 10 Khz units */
228	uint32_t default_mclk;	229	uint32_t default_mclk;
229	uint32_t default_sclk;	230	uint32_t default_sclk;
230	uint32_t default_dispclk;	231	uint32_t default_dispclk;
231	uint32_t dp_extclk;	232	uint32_t dp_extclk;
232	};	233	};
233		234
234	/*	235	/*
235	* Power management	236	* Power management
236	*/	237	*/
237	int radeon_pm_init(struct radeon_device *rdev);	238	int radeon_pm_init(struct radeon_device *rdev);
238	void radeon_pm_compute_clocks(struct radeon_device *rdev);	239	void radeon_pm_compute_clocks(struct radeon_device *rdev);
239	void radeon_combios_get_power_modes(struct radeon_device *rdev);	240	void radeon_combios_get_power_modes(struct radeon_device *rdev);
240	void radeon_atombios_get_power_modes(struct radeon_device *rdev);	241	void radeon_atombios_get_power_modes(struct radeon_device *rdev);
241		242
242	/*	243	/*
243	* Fences.	244	* Fences.
244	*/	245	*/
245	struct radeon_fence_driver {	246	struct radeon_fence_driver {
246	uint32_t scratch_reg;	247	uint32_t scratch_reg;
247	atomic_t seq;	248	atomic_t seq;
248	uint32_t last_seq;	249	uint32_t last_seq;
249	unsigned long count_timeout;	250	unsigned long count_timeout;
250	// wait_queue_head_t queue;	251	// wait_queue_head_t queue;
251	rwlock_t lock;	252	rwlock_t lock;
252	struct list_head created;	253	struct list_head created;
253	struct list_head emited;	254	struct list_head emited;
254	struct list_head signaled;	255	struct list_head signaled;
255	bool initialized;	256	bool initialized;
256	};	257	};
257		258
258	struct radeon_fence {	259	struct radeon_fence {
259	struct radeon_device *rdev;	260	struct radeon_device *rdev;
260	struct kref kref;	261	struct kref kref;
261	struct list_head list;	262	struct list_head list;
262	/* protected by radeon_fence.lock */	263	/* protected by radeon_fence.lock */
263	uint32_t seq;	264	uint32_t seq;
264	unsigned long timeout;	265	unsigned long timeout;
265	bool emited;	266	bool emited;
266	bool signaled;	267	bool signaled;
267	};	268	};
268		269
269	int radeon_fence_driver_init(struct radeon_device *rdev);	270	int radeon_fence_driver_init(struct radeon_device *rdev);
270	void radeon_fence_driver_fini(struct radeon_device *rdev);	271	void radeon_fence_driver_fini(struct radeon_device *rdev);
271	int radeon_fence_create(struct radeon_device rdev, struct radeon_fence *fence);	272	int radeon_fence_create(struct radeon_device rdev, struct radeon_fence *fence);
272	int radeon_fence_emit(struct radeon_device rdev, struct radeon_fence fence);	273	int radeon_fence_emit(struct radeon_device rdev, struct radeon_fence fence);
273	void radeon_fence_process(struct radeon_device *rdev);	274	void radeon_fence_process(struct radeon_device *rdev);
274	bool radeon_fence_signaled(struct radeon_fence *fence);	275	bool radeon_fence_signaled(struct radeon_fence *fence);
275	int radeon_fence_wait(struct radeon_fence *fence, bool interruptible);	276	int radeon_fence_wait(struct radeon_fence *fence, bool interruptible);
276	int radeon_fence_wait_next(struct radeon_device *rdev);	277	int radeon_fence_wait_next(struct radeon_device *rdev);
277	int radeon_fence_wait_last(struct radeon_device *rdev);	278	int radeon_fence_wait_last(struct radeon_device *rdev);
278	struct radeon_fence radeon_fence_ref(struct radeon_fence fence);	279	struct radeon_fence radeon_fence_ref(struct radeon_fence fence);
279	void radeon_fence_unref(struct radeon_fence **fence);	280	void radeon_fence_unref(struct radeon_fence **fence);
280		281
281	/*	282	/*
282	* Tiling registers	283	* Tiling registers
283	*/	284	*/
284	struct radeon_surface_reg {	285	struct radeon_surface_reg {
285	struct radeon_bo *bo;	286	struct radeon_bo *bo;
286	};	287	};
287		288
288	#define RADEON_GEM_MAX_SURFACES 8	289	#define RADEON_GEM_MAX_SURFACES 8
289		290
290	/*	291	/*
291	* TTM.	292	* TTM.
292	*/	293	*/
293	struct radeon_mman {	294	struct radeon_mman {
294	struct ttm_bo_global_ref bo_global_ref;	295	struct ttm_bo_global_ref bo_global_ref;
295	struct ttm_global_reference mem_global_ref;	296	struct ttm_global_reference mem_global_ref;
296	struct ttm_bo_device bdev;	297	struct ttm_bo_device bdev;
297	bool mem_global_referenced;	298	bool mem_global_referenced;
298	bool initialized;	299	bool initialized;
299	};	300	};
300		301
301	struct radeon_bo {	302	struct radeon_bo {
302	/* Protected by gem.mutex */	303	/* Protected by gem.mutex */
303	struct list_head list;	304	struct list_head list;
304	/* Protected by tbo.reserved */	305	/* Protected by tbo.reserved */
305	u32 placements[3];	306	u32 placements[3];
306	struct ttm_placement placement;	307	struct ttm_placement placement;
307	struct ttm_buffer_object tbo;	308	struct ttm_buffer_object tbo;
308	struct ttm_bo_kmap_obj kmap;	309	struct ttm_bo_kmap_obj kmap;
309	unsigned pin_count;	310	unsigned pin_count;
310	void *kptr;	311	void *kptr;
311	u32 cpu_addr;	312	u32 cpu_addr;
312	u32 tiling_flags;	313	u32 tiling_flags;
313	u32 pitch;	314	u32 pitch;
314	int surface_reg;	315	int surface_reg;
315	/* Constant after initialization */	316	/* Constant after initialization */
316	struct radeon_device *rdev;	317	struct radeon_device *rdev;
317	struct drm_gem_object *gobj;	318	struct drm_gem_object *gobj;
318	u32 domain;	319	u32 domain;
319	};	320	};
320		321
321	struct radeon_bo_list {	322	struct radeon_bo_list {
322	struct list_head list;	323	struct list_head list;
323	struct radeon_bo *bo;	324	struct radeon_bo *bo;
324	uint64_t gpu_offset;	325	uint64_t gpu_offset;
325	unsigned rdomain;	326	unsigned rdomain;
326	unsigned wdomain;	327	unsigned wdomain;
327	u32 tiling_flags;	328	u32 tiling_flags;
328	};	329	};
329		330
330	/*	331	/*
331	* GEM objects.	332	* GEM objects.
332	*/	333	*/
333	struct radeon_gem {	334	struct radeon_gem {
-		335	struct mutex mutex;
334	struct list_head objects;	336	struct list_head objects;
335	};	337	};
336		338
337	int radeon_gem_init(struct radeon_device *rdev);	339	int radeon_gem_init(struct radeon_device *rdev);
338	void radeon_gem_fini(struct radeon_device *rdev);	340	void radeon_gem_fini(struct radeon_device *rdev);
339	int radeon_gem_object_create(struct radeon_device *rdev, int size,	341	int radeon_gem_object_create(struct radeon_device *rdev, int size,
340	int alignment, int initial_domain,	342	int alignment, int initial_domain,
341	bool discardable, bool kernel,	343	bool discardable, bool kernel,
342	struct drm_gem_object **obj);	344	struct drm_gem_object **obj);
343	int radeon_gem_object_pin(struct drm_gem_object *obj, uint32_t pin_domain,	345	int radeon_gem_object_pin(struct drm_gem_object *obj, uint32_t pin_domain,
344	uint64_t *gpu_addr);	346	uint64_t *gpu_addr);
345	void radeon_gem_object_unpin(struct drm_gem_object *obj);	347	void radeon_gem_object_unpin(struct drm_gem_object *obj);
346		348
347		349
348	/*	350	/*
349	* GART structures, functions & helpers	351	* GART structures, functions & helpers
350	*/	352	*/
351	struct radeon_mc;	353	struct radeon_mc;
352		354
353	struct radeon_gart_table_ram {	355	struct radeon_gart_table_ram {
354	volatile uint32_t *ptr;	356	volatile uint32_t *ptr;
355	};	357	};
356		358
357	struct radeon_gart_table_vram {	359	struct radeon_gart_table_vram {
358	struct radeon_bo *robj;	360	struct radeon_bo *robj;
359	volatile uint32_t *ptr;	361	volatile uint32_t *ptr;
360	};	362	};
361		363
362	union radeon_gart_table {	364	union radeon_gart_table {
363	struct radeon_gart_table_ram ram;	365	struct radeon_gart_table_ram ram;
364	struct radeon_gart_table_vram vram;	366	struct radeon_gart_table_vram vram;
365	};	367	};
366		368
367	#define RADEON_GPU_PAGE_SIZE 4096	369	#define RADEON_GPU_PAGE_SIZE 4096
368	#define RADEON_GPU_PAGE_MASK (RADEON_GPU_PAGE_SIZE - 1)	370	#define RADEON_GPU_PAGE_MASK (RADEON_GPU_PAGE_SIZE - 1)
369		371
370	struct radeon_gart {	372	struct radeon_gart {
371	dma_addr_t table_addr;	373	dma_addr_t table_addr;
372	unsigned num_gpu_pages;	374	unsigned num_gpu_pages;
373	unsigned num_cpu_pages;	375	unsigned num_cpu_pages;
374	unsigned table_size;	376	unsigned table_size;
375	union radeon_gart_table table;	377	union radeon_gart_table table;
376	struct page **pages;	378	struct page **pages;
377	dma_addr_t *pages_addr;	379	dma_addr_t *pages_addr;
378	bool ready;	380	bool ready;
379	};	381	};
380		382
381	int radeon_gart_table_ram_alloc(struct radeon_device *rdev);	383	int radeon_gart_table_ram_alloc(struct radeon_device *rdev);
382	void radeon_gart_table_ram_free(struct radeon_device *rdev);	384	void radeon_gart_table_ram_free(struct radeon_device *rdev);
383	int radeon_gart_table_vram_alloc(struct radeon_device *rdev);	385	int radeon_gart_table_vram_alloc(struct radeon_device *rdev);
384	void radeon_gart_table_vram_free(struct radeon_device *rdev);	386	void radeon_gart_table_vram_free(struct radeon_device *rdev);
385	int radeon_gart_init(struct radeon_device *rdev);	387	int radeon_gart_init(struct radeon_device *rdev);
386	void radeon_gart_fini(struct radeon_device *rdev);	388	void radeon_gart_fini(struct radeon_device *rdev);
387	void radeon_gart_unbind(struct radeon_device *rdev, unsigned offset,	389	void radeon_gart_unbind(struct radeon_device *rdev, unsigned offset,
388	int pages);	390	int pages);
389	int radeon_gart_bind(struct radeon_device *rdev, unsigned offset,	391	int radeon_gart_bind(struct radeon_device *rdev, unsigned offset,
390	int pages, u32_t *pagelist);	392	int pages, u32_t *pagelist);
391		393
392		394
393	/*	395	/*
394	* GPU MC structures, functions & helpers	396	* GPU MC structures, functions & helpers
395	*/	397	*/
396	struct radeon_mc {	398	struct radeon_mc {
397	resource_size_t aper_size;	399	resource_size_t aper_size;
398	resource_size_t aper_base;	400	resource_size_t aper_base;
399	resource_size_t agp_base;	401	resource_size_t agp_base;
400	/* for some chips with <= 32MB we need to lie	402	/* for some chips with <= 32MB we need to lie
401	* about vram size near mc fb location */	403	* about vram size near mc fb location */
402	u64 mc_vram_size;	404	u64 mc_vram_size;
403	u64 visible_vram_size;	405	u64 visible_vram_size;
404	u64 gtt_size;	406	u64 gtt_size;
405	u64 gtt_start;	407	u64 gtt_start;
406	u64 gtt_end;	408	u64 gtt_end;
407	u64 vram_start;	409	u64 vram_start;
408	u64 vram_end;	410	u64 vram_end;
409	unsigned vram_width;	411	unsigned vram_width;
410	u64 real_vram_size;	412	u64 real_vram_size;
411	int vram_mtrr;	413	int vram_mtrr;
412	bool vram_is_ddr;	414	bool vram_is_ddr;
413	bool igp_sideport_enabled;	415	bool igp_sideport_enabled;
414	};	416	};
415		417
416	bool radeon_combios_sideport_present(struct radeon_device *rdev);	418	bool radeon_combios_sideport_present(struct radeon_device *rdev);
417	bool radeon_atombios_sideport_present(struct radeon_device *rdev);	419	bool radeon_atombios_sideport_present(struct radeon_device *rdev);
418		420
419	/*	421	/*
420	* GPU scratch registers structures, functions & helpers	422	* GPU scratch registers structures, functions & helpers
421	*/	423	*/
422	struct radeon_scratch {	424	struct radeon_scratch {
423	unsigned num_reg;	425	unsigned num_reg;
424	bool free[32];	426	bool free[32];
425	uint32_t reg[32];	427	uint32_t reg[32];
426	};	428	};
427		429
428	int radeon_scratch_get(struct radeon_device rdev, uint32_t reg);	430	int radeon_scratch_get(struct radeon_device rdev, uint32_t reg);
429	void radeon_scratch_free(struct radeon_device *rdev, uint32_t reg);	431	void radeon_scratch_free(struct radeon_device *rdev, uint32_t reg);
430		432
431		433
432	/*	434	/*
433	* IRQS.	435	* IRQS.
434	*/	436	*/
435	struct radeon_irq {	437	struct radeon_irq {
436	bool installed;	438	bool installed;
437	bool sw_int;	439	bool sw_int;
438	/* FIXME: use a define max crtc rather than hardcode it */	440	/* FIXME: use a define max crtc rather than hardcode it */
439	bool crtc_vblank_int[2];	441	bool crtc_vblank_int[2];
440	/* FIXME: use defines for max hpd/dacs */	442	/* FIXME: use defines for max hpd/dacs */
441	bool hpd[6];	443	bool hpd[6];
442	spinlock_t sw_lock;	444	spinlock_t sw_lock;
443	int sw_refcount;	445	int sw_refcount;
444	};	446	};
445		447
446	int radeon_irq_kms_init(struct radeon_device *rdev);	448	int radeon_irq_kms_init(struct radeon_device *rdev);
447	void radeon_irq_kms_fini(struct radeon_device *rdev);	449	void radeon_irq_kms_fini(struct radeon_device *rdev);
448	void radeon_irq_kms_sw_irq_get(struct radeon_device *rdev);	450	void radeon_irq_kms_sw_irq_get(struct radeon_device *rdev);
449	void radeon_irq_kms_sw_irq_put(struct radeon_device *rdev);	451	void radeon_irq_kms_sw_irq_put(struct radeon_device *rdev);
450		452
451	/*	453	/*
452	* CP & ring.	454	* CP & ring.
453	*/	455	*/
454	struct radeon_ib {	456	struct radeon_ib {
455	struct list_head list;	457	struct list_head list;
456	unsigned idx;	458	unsigned idx;
457	uint64_t gpu_addr;	459	uint64_t gpu_addr;
458	struct radeon_fence *fence;	460	struct radeon_fence *fence;
459	uint32_t *ptr;	461	uint32_t *ptr;
460	uint32_t length_dw;	462	uint32_t length_dw;
461	bool free;	463	bool free;
462	};	464	};
463		465
464	/*	466	/*
465	* locking -	467	* locking -
466	* mutex protects scheduled_ibs, ready, alloc_bm	468	* mutex protects scheduled_ibs, ready, alloc_bm
467	*/	469	*/
468	struct radeon_ib_pool {	470	struct radeon_ib_pool {
469	// struct mutex mutex;	471	struct mutex mutex;
470	struct radeon_bo *robj;	472	struct radeon_bo *robj;
471	struct list_head bogus_ib;	473	struct list_head bogus_ib;
472	struct radeon_ib ibs[RADEON_IB_POOL_SIZE];	474	struct radeon_ib ibs[RADEON_IB_POOL_SIZE];
473	bool ready;	475	bool ready;
474	unsigned head_id;	476	unsigned head_id;
475	};	477	};
476		478
477	struct radeon_cp {	479	struct radeon_cp {
478	struct radeon_bo *ring_obj;	480	struct radeon_bo *ring_obj;
479	volatile uint32_t *ring;	481	volatile uint32_t *ring;
480	unsigned rptr;	482	unsigned rptr;
481	unsigned wptr;	483	unsigned wptr;
482	unsigned wptr_old;	484	unsigned wptr_old;
483	unsigned ring_size;	485	unsigned ring_size;
484	unsigned ring_free_dw;	486	unsigned ring_free_dw;
485	int count_dw;	487	int count_dw;
486	uint64_t gpu_addr;	488	uint64_t gpu_addr;
487	uint32_t align_mask;	489	uint32_t align_mask;
488	uint32_t ptr_mask;	490	uint32_t ptr_mask;
489	// struct mutex mutex;	491	struct mutex mutex;
490	bool ready;	492	bool ready;
491	};	493	};
492		494
493	/*	495	/*
494	* R6xx+ IH ring	496	* R6xx+ IH ring
495	*/	497	*/
496	struct r600_ih {	498	struct r600_ih {
497	struct radeon_bo *ring_obj;	499	struct radeon_bo *ring_obj;
498	volatile uint32_t *ring;	500	volatile uint32_t *ring;

Subversion Repositories Kolibri OS

(root)/drivers/video/drm/radeon/radeon.h – Rev 1430 → 1630