Rev 5097 | Rev 6660 | Go to most recent revision | Only display areas with differences | Regard whitespace | Details | Blame | Last modification | View Log | RSS feed
Rev 5097 | Rev 5354 | ||
---|---|---|---|
1 | /* |
1 | /* |
2 | * Copyright © 2006-2007 Intel Corporation |
2 | * Copyright © 2006-2007 Intel Corporation |
3 | * |
3 | * |
4 | * Permission is hereby granted, free of charge, to any person obtaining a |
4 | * Permission is hereby granted, free of charge, to any person obtaining a |
5 | * copy of this software and associated documentation files (the "Software"), |
5 | * copy of this software and associated documentation files (the "Software"), |
6 | * to deal in the Software without restriction, including without limitation |
6 | * to deal in the Software without restriction, including without limitation |
7 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, |
7 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, |
8 | * and/or sell copies of the Software, and to permit persons to whom the |
8 | * and/or sell copies of the Software, and to permit persons to whom the |
9 | * Software is furnished to do so, subject to the following conditions: |
9 | * Software is furnished to do so, subject to the following conditions: |
10 | * |
10 | * |
11 | * The above copyright notice and this permission notice (including the next |
11 | * The above copyright notice and this permission notice (including the next |
12 | * paragraph) shall be included in all copies or substantial portions of the |
12 | * paragraph) shall be included in all copies or substantial portions of the |
13 | * Software. |
13 | * Software. |
14 | * |
14 | * |
15 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR |
15 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR |
16 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, |
16 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, |
17 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL |
17 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL |
18 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER |
18 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER |
19 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING |
19 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING |
20 | * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER |
20 | * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER |
21 | * DEALINGS IN THE SOFTWARE. |
21 | * DEALINGS IN THE SOFTWARE. |
22 | * |
22 | * |
23 | * Authors: |
23 | * Authors: |
24 | * Eric Anholt |
24 | * Eric Anholt |
25 | */ |
25 | */ |
26 | 26 | ||
27 | #include |
27 | #include |
28 | #include |
28 | #include |
29 | #include |
29 | #include |
30 | #include |
30 | #include |
31 | #include |
31 | #include |
32 | #include |
32 | #include |
33 | #include |
33 | #include |
34 | #include "intel_drv.h" |
34 | #include "intel_drv.h" |
35 | #include |
35 | #include |
36 | #include "i915_drv.h" |
36 | #include "i915_drv.h" |
37 | 37 | ||
38 | /* Here's the desired hotplug mode */ |
38 | /* Here's the desired hotplug mode */ |
39 | #define ADPA_HOTPLUG_BITS (ADPA_CRT_HOTPLUG_PERIOD_128 | \ |
39 | #define ADPA_HOTPLUG_BITS (ADPA_CRT_HOTPLUG_PERIOD_128 | \ |
40 | ADPA_CRT_HOTPLUG_WARMUP_10MS | \ |
40 | ADPA_CRT_HOTPLUG_WARMUP_10MS | \ |
41 | ADPA_CRT_HOTPLUG_SAMPLE_4S | \ |
41 | ADPA_CRT_HOTPLUG_SAMPLE_4S | \ |
42 | ADPA_CRT_HOTPLUG_VOLTAGE_50 | \ |
42 | ADPA_CRT_HOTPLUG_VOLTAGE_50 | \ |
43 | ADPA_CRT_HOTPLUG_VOLREF_325MV | \ |
43 | ADPA_CRT_HOTPLUG_VOLREF_325MV | \ |
44 | ADPA_CRT_HOTPLUG_ENABLE) |
44 | ADPA_CRT_HOTPLUG_ENABLE) |
45 | 45 | ||
46 | struct intel_crt { |
46 | struct intel_crt { |
47 | struct intel_encoder base; |
47 | struct intel_encoder base; |
48 | /* DPMS state is stored in the connector, which we need in the |
48 | /* DPMS state is stored in the connector, which we need in the |
49 | * encoder's enable/disable callbacks */ |
49 | * encoder's enable/disable callbacks */ |
50 | struct intel_connector *connector; |
50 | struct intel_connector *connector; |
51 | bool force_hotplug_required; |
51 | bool force_hotplug_required; |
52 | u32 adpa_reg; |
52 | u32 adpa_reg; |
53 | }; |
53 | }; |
54 | 54 | ||
55 | static struct intel_crt *intel_encoder_to_crt(struct intel_encoder *encoder) |
55 | static struct intel_crt *intel_encoder_to_crt(struct intel_encoder *encoder) |
56 | { |
56 | { |
57 | return container_of(encoder, struct intel_crt, base); |
57 | return container_of(encoder, struct intel_crt, base); |
58 | } |
58 | } |
59 | 59 | ||
60 | static struct intel_crt *intel_attached_crt(struct drm_connector *connector) |
60 | static struct intel_crt *intel_attached_crt(struct drm_connector *connector) |
61 | { |
61 | { |
62 | return intel_encoder_to_crt(intel_attached_encoder(connector)); |
62 | return intel_encoder_to_crt(intel_attached_encoder(connector)); |
63 | } |
63 | } |
64 | 64 | ||
65 | static bool intel_crt_get_hw_state(struct intel_encoder *encoder, |
65 | static bool intel_crt_get_hw_state(struct intel_encoder *encoder, |
66 | enum pipe *pipe) |
66 | enum pipe *pipe) |
67 | { |
67 | { |
68 | struct drm_device *dev = encoder->base.dev; |
68 | struct drm_device *dev = encoder->base.dev; |
69 | struct drm_i915_private *dev_priv = dev->dev_private; |
69 | struct drm_i915_private *dev_priv = dev->dev_private; |
70 | struct intel_crt *crt = intel_encoder_to_crt(encoder); |
70 | struct intel_crt *crt = intel_encoder_to_crt(encoder); |
71 | enum intel_display_power_domain power_domain; |
71 | enum intel_display_power_domain power_domain; |
72 | u32 tmp; |
72 | u32 tmp; |
73 | 73 | ||
74 | power_domain = intel_display_port_power_domain(encoder); |
74 | power_domain = intel_display_port_power_domain(encoder); |
75 | if (!intel_display_power_enabled(dev_priv, power_domain)) |
75 | if (!intel_display_power_is_enabled(dev_priv, power_domain)) |
76 | return false; |
76 | return false; |
77 | 77 | ||
78 | tmp = I915_READ(crt->adpa_reg); |
78 | tmp = I915_READ(crt->adpa_reg); |
79 | 79 | ||
80 | if (!(tmp & ADPA_DAC_ENABLE)) |
80 | if (!(tmp & ADPA_DAC_ENABLE)) |
81 | return false; |
81 | return false; |
82 | 82 | ||
83 | if (HAS_PCH_CPT(dev)) |
83 | if (HAS_PCH_CPT(dev)) |
84 | *pipe = PORT_TO_PIPE_CPT(tmp); |
84 | *pipe = PORT_TO_PIPE_CPT(tmp); |
85 | else |
85 | else |
86 | *pipe = PORT_TO_PIPE(tmp); |
86 | *pipe = PORT_TO_PIPE(tmp); |
87 | 87 | ||
88 | return true; |
88 | return true; |
89 | } |
89 | } |
90 | 90 | ||
91 | static unsigned int intel_crt_get_flags(struct intel_encoder *encoder) |
91 | static unsigned int intel_crt_get_flags(struct intel_encoder *encoder) |
92 | { |
92 | { |
93 | struct drm_i915_private *dev_priv = encoder->base.dev->dev_private; |
93 | struct drm_i915_private *dev_priv = encoder->base.dev->dev_private; |
94 | struct intel_crt *crt = intel_encoder_to_crt(encoder); |
94 | struct intel_crt *crt = intel_encoder_to_crt(encoder); |
95 | u32 tmp, flags = 0; |
95 | u32 tmp, flags = 0; |
96 | 96 | ||
97 | tmp = I915_READ(crt->adpa_reg); |
97 | tmp = I915_READ(crt->adpa_reg); |
98 | 98 | ||
99 | if (tmp & ADPA_HSYNC_ACTIVE_HIGH) |
99 | if (tmp & ADPA_HSYNC_ACTIVE_HIGH) |
100 | flags |= DRM_MODE_FLAG_PHSYNC; |
100 | flags |= DRM_MODE_FLAG_PHSYNC; |
101 | else |
101 | else |
102 | flags |= DRM_MODE_FLAG_NHSYNC; |
102 | flags |= DRM_MODE_FLAG_NHSYNC; |
103 | 103 | ||
104 | if (tmp & ADPA_VSYNC_ACTIVE_HIGH) |
104 | if (tmp & ADPA_VSYNC_ACTIVE_HIGH) |
105 | flags |= DRM_MODE_FLAG_PVSYNC; |
105 | flags |= DRM_MODE_FLAG_PVSYNC; |
106 | else |
106 | else |
107 | flags |= DRM_MODE_FLAG_NVSYNC; |
107 | flags |= DRM_MODE_FLAG_NVSYNC; |
108 | 108 | ||
109 | return flags; |
109 | return flags; |
110 | } |
110 | } |
111 | 111 | ||
112 | static void intel_crt_get_config(struct intel_encoder *encoder, |
112 | static void intel_crt_get_config(struct intel_encoder *encoder, |
113 | struct intel_crtc_config *pipe_config) |
113 | struct intel_crtc_config *pipe_config) |
114 | { |
114 | { |
115 | struct drm_device *dev = encoder->base.dev; |
115 | struct drm_device *dev = encoder->base.dev; |
116 | int dotclock; |
116 | int dotclock; |
117 | 117 | ||
118 | pipe_config->adjusted_mode.flags |= intel_crt_get_flags(encoder); |
118 | pipe_config->adjusted_mode.flags |= intel_crt_get_flags(encoder); |
119 | 119 | ||
120 | dotclock = pipe_config->port_clock; |
120 | dotclock = pipe_config->port_clock; |
121 | 121 | ||
122 | if (HAS_PCH_SPLIT(dev)) |
122 | if (HAS_PCH_SPLIT(dev)) |
123 | ironlake_check_encoder_dotclock(pipe_config, dotclock); |
123 | ironlake_check_encoder_dotclock(pipe_config, dotclock); |
124 | 124 | ||
125 | pipe_config->adjusted_mode.crtc_clock = dotclock; |
125 | pipe_config->adjusted_mode.crtc_clock = dotclock; |
126 | } |
126 | } |
127 | 127 | ||
128 | static void hsw_crt_get_config(struct intel_encoder *encoder, |
128 | static void hsw_crt_get_config(struct intel_encoder *encoder, |
129 | struct intel_crtc_config *pipe_config) |
129 | struct intel_crtc_config *pipe_config) |
130 | { |
130 | { |
131 | intel_ddi_get_config(encoder, pipe_config); |
131 | intel_ddi_get_config(encoder, pipe_config); |
132 | 132 | ||
133 | pipe_config->adjusted_mode.flags &= ~(DRM_MODE_FLAG_PHSYNC | |
133 | pipe_config->adjusted_mode.flags &= ~(DRM_MODE_FLAG_PHSYNC | |
134 | DRM_MODE_FLAG_NHSYNC | |
134 | DRM_MODE_FLAG_NHSYNC | |
135 | DRM_MODE_FLAG_PVSYNC | |
135 | DRM_MODE_FLAG_PVSYNC | |
136 | DRM_MODE_FLAG_NVSYNC); |
136 | DRM_MODE_FLAG_NVSYNC); |
137 | pipe_config->adjusted_mode.flags |= intel_crt_get_flags(encoder); |
137 | pipe_config->adjusted_mode.flags |= intel_crt_get_flags(encoder); |
138 | } |
138 | } |
139 | 139 | ||
140 | static void hsw_crt_pre_enable(struct intel_encoder *encoder) |
140 | static void hsw_crt_pre_enable(struct intel_encoder *encoder) |
141 | { |
141 | { |
142 | struct drm_device *dev = encoder->base.dev; |
142 | struct drm_device *dev = encoder->base.dev; |
143 | struct drm_i915_private *dev_priv = dev->dev_private; |
143 | struct drm_i915_private *dev_priv = dev->dev_private; |
144 | 144 | ||
145 | WARN(I915_READ(SPLL_CTL) & SPLL_PLL_ENABLE, "SPLL already enabled\n"); |
145 | WARN(I915_READ(SPLL_CTL) & SPLL_PLL_ENABLE, "SPLL already enabled\n"); |
146 | I915_WRITE(SPLL_CTL, |
146 | I915_WRITE(SPLL_CTL, |
147 | SPLL_PLL_ENABLE | SPLL_PLL_FREQ_1350MHz | SPLL_PLL_SSC); |
147 | SPLL_PLL_ENABLE | SPLL_PLL_FREQ_1350MHz | SPLL_PLL_SSC); |
148 | POSTING_READ(SPLL_CTL); |
148 | POSTING_READ(SPLL_CTL); |
149 | udelay(20); |
149 | udelay(20); |
150 | } |
150 | } |
151 | 151 | ||
152 | /* Note: The caller is required to filter out dpms modes not supported by the |
152 | /* Note: The caller is required to filter out dpms modes not supported by the |
153 | * platform. */ |
153 | * platform. */ |
154 | static void intel_crt_set_dpms(struct intel_encoder *encoder, int mode) |
154 | static void intel_crt_set_dpms(struct intel_encoder *encoder, int mode) |
155 | { |
155 | { |
156 | struct drm_device *dev = encoder->base.dev; |
156 | struct drm_device *dev = encoder->base.dev; |
157 | struct drm_i915_private *dev_priv = dev->dev_private; |
157 | struct drm_i915_private *dev_priv = dev->dev_private; |
158 | struct intel_crt *crt = intel_encoder_to_crt(encoder); |
158 | struct intel_crt *crt = intel_encoder_to_crt(encoder); |
159 | struct intel_crtc *crtc = to_intel_crtc(encoder->base.crtc); |
159 | struct intel_crtc *crtc = to_intel_crtc(encoder->base.crtc); |
160 | struct drm_display_mode *adjusted_mode = &crtc->config.adjusted_mode; |
160 | struct drm_display_mode *adjusted_mode = &crtc->config.adjusted_mode; |
161 | u32 adpa; |
161 | u32 adpa; |
162 | 162 | ||
163 | if (INTEL_INFO(dev)->gen >= 5) |
163 | if (INTEL_INFO(dev)->gen >= 5) |
164 | adpa = ADPA_HOTPLUG_BITS; |
164 | adpa = ADPA_HOTPLUG_BITS; |
165 | else |
165 | else |
166 | adpa = 0; |
166 | adpa = 0; |
167 | 167 | ||
168 | if (adjusted_mode->flags & DRM_MODE_FLAG_PHSYNC) |
168 | if (adjusted_mode->flags & DRM_MODE_FLAG_PHSYNC) |
169 | adpa |= ADPA_HSYNC_ACTIVE_HIGH; |
169 | adpa |= ADPA_HSYNC_ACTIVE_HIGH; |
170 | if (adjusted_mode->flags & DRM_MODE_FLAG_PVSYNC) |
170 | if (adjusted_mode->flags & DRM_MODE_FLAG_PVSYNC) |
171 | adpa |= ADPA_VSYNC_ACTIVE_HIGH; |
171 | adpa |= ADPA_VSYNC_ACTIVE_HIGH; |
172 | 172 | ||
173 | /* For CPT allow 3 pipe config, for others just use A or B */ |
173 | /* For CPT allow 3 pipe config, for others just use A or B */ |
174 | if (HAS_PCH_LPT(dev)) |
174 | if (HAS_PCH_LPT(dev)) |
175 | ; /* Those bits don't exist here */ |
175 | ; /* Those bits don't exist here */ |
176 | else if (HAS_PCH_CPT(dev)) |
176 | else if (HAS_PCH_CPT(dev)) |
177 | adpa |= PORT_TRANS_SEL_CPT(crtc->pipe); |
177 | adpa |= PORT_TRANS_SEL_CPT(crtc->pipe); |
178 | else if (crtc->pipe == 0) |
178 | else if (crtc->pipe == 0) |
179 | adpa |= ADPA_PIPE_A_SELECT; |
179 | adpa |= ADPA_PIPE_A_SELECT; |
180 | else |
180 | else |
181 | adpa |= ADPA_PIPE_B_SELECT; |
181 | adpa |= ADPA_PIPE_B_SELECT; |
182 | 182 | ||
183 | if (!HAS_PCH_SPLIT(dev)) |
183 | if (!HAS_PCH_SPLIT(dev)) |
184 | I915_WRITE(BCLRPAT(crtc->pipe), 0); |
184 | I915_WRITE(BCLRPAT(crtc->pipe), 0); |
185 | 185 | ||
186 | switch (mode) { |
186 | switch (mode) { |
187 | case DRM_MODE_DPMS_ON: |
187 | case DRM_MODE_DPMS_ON: |
188 | adpa |= ADPA_DAC_ENABLE; |
188 | adpa |= ADPA_DAC_ENABLE; |
189 | break; |
189 | break; |
190 | case DRM_MODE_DPMS_STANDBY: |
190 | case DRM_MODE_DPMS_STANDBY: |
191 | adpa |= ADPA_DAC_ENABLE | ADPA_HSYNC_CNTL_DISABLE; |
191 | adpa |= ADPA_DAC_ENABLE | ADPA_HSYNC_CNTL_DISABLE; |
192 | break; |
192 | break; |
193 | case DRM_MODE_DPMS_SUSPEND: |
193 | case DRM_MODE_DPMS_SUSPEND: |
194 | adpa |= ADPA_DAC_ENABLE | ADPA_VSYNC_CNTL_DISABLE; |
194 | adpa |= ADPA_DAC_ENABLE | ADPA_VSYNC_CNTL_DISABLE; |
195 | break; |
195 | break; |
196 | case DRM_MODE_DPMS_OFF: |
196 | case DRM_MODE_DPMS_OFF: |
197 | adpa |= ADPA_HSYNC_CNTL_DISABLE | ADPA_VSYNC_CNTL_DISABLE; |
197 | adpa |= ADPA_HSYNC_CNTL_DISABLE | ADPA_VSYNC_CNTL_DISABLE; |
198 | break; |
198 | break; |
199 | } |
199 | } |
200 | 200 | ||
201 | I915_WRITE(crt->adpa_reg, adpa); |
201 | I915_WRITE(crt->adpa_reg, adpa); |
202 | } |
202 | } |
203 | 203 | ||
204 | static void intel_disable_crt(struct intel_encoder *encoder) |
204 | static void intel_disable_crt(struct intel_encoder *encoder) |
205 | { |
205 | { |
206 | intel_crt_set_dpms(encoder, DRM_MODE_DPMS_OFF); |
206 | intel_crt_set_dpms(encoder, DRM_MODE_DPMS_OFF); |
207 | } |
207 | } |
208 | 208 | ||
209 | 209 | ||
210 | static void hsw_crt_post_disable(struct intel_encoder *encoder) |
210 | static void hsw_crt_post_disable(struct intel_encoder *encoder) |
211 | { |
211 | { |
212 | struct drm_device *dev = encoder->base.dev; |
212 | struct drm_device *dev = encoder->base.dev; |
213 | struct drm_i915_private *dev_priv = dev->dev_private; |
213 | struct drm_i915_private *dev_priv = dev->dev_private; |
214 | uint32_t val; |
214 | uint32_t val; |
215 | 215 | ||
216 | DRM_DEBUG_KMS("Disabling SPLL\n"); |
216 | DRM_DEBUG_KMS("Disabling SPLL\n"); |
217 | val = I915_READ(SPLL_CTL); |
217 | val = I915_READ(SPLL_CTL); |
218 | WARN_ON(!(val & SPLL_PLL_ENABLE)); |
218 | WARN_ON(!(val & SPLL_PLL_ENABLE)); |
219 | I915_WRITE(SPLL_CTL, val & ~SPLL_PLL_ENABLE); |
219 | I915_WRITE(SPLL_CTL, val & ~SPLL_PLL_ENABLE); |
220 | POSTING_READ(SPLL_CTL); |
220 | POSTING_READ(SPLL_CTL); |
221 | } |
221 | } |
222 | 222 | ||
223 | static void intel_enable_crt(struct intel_encoder *encoder) |
223 | static void intel_enable_crt(struct intel_encoder *encoder) |
224 | { |
224 | { |
225 | struct intel_crt *crt = intel_encoder_to_crt(encoder); |
225 | struct intel_crt *crt = intel_encoder_to_crt(encoder); |
226 | 226 | ||
227 | intel_crt_set_dpms(encoder, crt->connector->base.dpms); |
227 | intel_crt_set_dpms(encoder, crt->connector->base.dpms); |
228 | } |
228 | } |
229 | 229 | ||
230 | /* Special dpms function to support cloning between dvo/sdvo/crt. */ |
230 | /* Special dpms function to support cloning between dvo/sdvo/crt. */ |
231 | static void intel_crt_dpms(struct drm_connector *connector, int mode) |
231 | static void intel_crt_dpms(struct drm_connector *connector, int mode) |
232 | { |
232 | { |
233 | struct drm_device *dev = connector->dev; |
233 | struct drm_device *dev = connector->dev; |
234 | struct intel_encoder *encoder = intel_attached_encoder(connector); |
234 | struct intel_encoder *encoder = intel_attached_encoder(connector); |
235 | struct drm_crtc *crtc; |
235 | struct drm_crtc *crtc; |
236 | int old_dpms; |
236 | int old_dpms; |
237 | 237 | ||
238 | /* PCH platforms and VLV only support on/off. */ |
238 | /* PCH platforms and VLV only support on/off. */ |
239 | if (INTEL_INFO(dev)->gen >= 5 && mode != DRM_MODE_DPMS_ON) |
239 | if (INTEL_INFO(dev)->gen >= 5 && mode != DRM_MODE_DPMS_ON) |
240 | mode = DRM_MODE_DPMS_OFF; |
240 | mode = DRM_MODE_DPMS_OFF; |
241 | 241 | ||
242 | if (mode == connector->dpms) |
242 | if (mode == connector->dpms) |
243 | return; |
243 | return; |
244 | 244 | ||
245 | old_dpms = connector->dpms; |
245 | old_dpms = connector->dpms; |
246 | connector->dpms = mode; |
246 | connector->dpms = mode; |
247 | 247 | ||
248 | /* Only need to change hw state when actually enabled */ |
248 | /* Only need to change hw state when actually enabled */ |
249 | crtc = encoder->base.crtc; |
249 | crtc = encoder->base.crtc; |
250 | if (!crtc) { |
250 | if (!crtc) { |
251 | encoder->connectors_active = false; |
251 | encoder->connectors_active = false; |
252 | return; |
252 | return; |
253 | } |
253 | } |
254 | 254 | ||
255 | /* We need the pipe to run for anything but OFF. */ |
255 | /* We need the pipe to run for anything but OFF. */ |
256 | if (mode == DRM_MODE_DPMS_OFF) |
256 | if (mode == DRM_MODE_DPMS_OFF) |
257 | encoder->connectors_active = false; |
257 | encoder->connectors_active = false; |
258 | else |
258 | else |
259 | encoder->connectors_active = true; |
259 | encoder->connectors_active = true; |
260 | 260 | ||
261 | /* We call connector dpms manually below in case pipe dpms doesn't |
261 | /* We call connector dpms manually below in case pipe dpms doesn't |
262 | * change due to cloning. */ |
262 | * change due to cloning. */ |
263 | if (mode < old_dpms) { |
263 | if (mode < old_dpms) { |
264 | /* From off to on, enable the pipe first. */ |
264 | /* From off to on, enable the pipe first. */ |
265 | intel_crtc_update_dpms(crtc); |
265 | intel_crtc_update_dpms(crtc); |
266 | 266 | ||
267 | intel_crt_set_dpms(encoder, mode); |
267 | intel_crt_set_dpms(encoder, mode); |
268 | } else { |
268 | } else { |
269 | intel_crt_set_dpms(encoder, mode); |
269 | intel_crt_set_dpms(encoder, mode); |
270 | 270 | ||
271 | intel_crtc_update_dpms(crtc); |
271 | intel_crtc_update_dpms(crtc); |
272 | } |
272 | } |
273 | 273 | ||
274 | intel_modeset_check_state(connector->dev); |
274 | intel_modeset_check_state(connector->dev); |
275 | } |
275 | } |
276 | 276 | ||
277 | static enum drm_mode_status |
277 | static enum drm_mode_status |
278 | intel_crt_mode_valid(struct drm_connector *connector, |
278 | intel_crt_mode_valid(struct drm_connector *connector, |
279 | struct drm_display_mode *mode) |
279 | struct drm_display_mode *mode) |
280 | { |
280 | { |
281 | struct drm_device *dev = connector->dev; |
281 | struct drm_device *dev = connector->dev; |
282 | 282 | ||
283 | int max_clock = 0; |
283 | int max_clock = 0; |
284 | if (mode->flags & DRM_MODE_FLAG_DBLSCAN) |
284 | if (mode->flags & DRM_MODE_FLAG_DBLSCAN) |
285 | return MODE_NO_DBLESCAN; |
285 | return MODE_NO_DBLESCAN; |
286 | 286 | ||
287 | if (mode->clock < 25000) |
287 | if (mode->clock < 25000) |
288 | return MODE_CLOCK_LOW; |
288 | return MODE_CLOCK_LOW; |
289 | 289 | ||
290 | if (IS_GEN2(dev)) |
290 | if (IS_GEN2(dev)) |
291 | max_clock = 350000; |
291 | max_clock = 350000; |
292 | else |
292 | else |
293 | max_clock = 400000; |
293 | max_clock = 400000; |
294 | if (mode->clock > max_clock) |
294 | if (mode->clock > max_clock) |
295 | return MODE_CLOCK_HIGH; |
295 | return MODE_CLOCK_HIGH; |
296 | 296 | ||
297 | /* The FDI receiver on LPT only supports 8bpc and only has 2 lanes. */ |
297 | /* The FDI receiver on LPT only supports 8bpc and only has 2 lanes. */ |
298 | if (HAS_PCH_LPT(dev) && |
298 | if (HAS_PCH_LPT(dev) && |
299 | (ironlake_get_lanes_required(mode->clock, 270000, 24) > 2)) |
299 | (ironlake_get_lanes_required(mode->clock, 270000, 24) > 2)) |
300 | return MODE_CLOCK_HIGH; |
300 | return MODE_CLOCK_HIGH; |
301 | 301 | ||
302 | return MODE_OK; |
302 | return MODE_OK; |
303 | } |
303 | } |
304 | 304 | ||
305 | static bool intel_crt_compute_config(struct intel_encoder *encoder, |
305 | static bool intel_crt_compute_config(struct intel_encoder *encoder, |
306 | struct intel_crtc_config *pipe_config) |
306 | struct intel_crtc_config *pipe_config) |
307 | { |
307 | { |
308 | struct drm_device *dev = encoder->base.dev; |
308 | struct drm_device *dev = encoder->base.dev; |
309 | 309 | ||
310 | if (HAS_PCH_SPLIT(dev)) |
310 | if (HAS_PCH_SPLIT(dev)) |
311 | pipe_config->has_pch_encoder = true; |
311 | pipe_config->has_pch_encoder = true; |
312 | 312 | ||
313 | /* LPT FDI RX only supports 8bpc. */ |
313 | /* LPT FDI RX only supports 8bpc. */ |
314 | if (HAS_PCH_LPT(dev)) |
314 | if (HAS_PCH_LPT(dev)) |
315 | pipe_config->pipe_bpp = 24; |
315 | pipe_config->pipe_bpp = 24; |
316 | 316 | ||
317 | /* FDI must always be 2.7 GHz */ |
317 | /* FDI must always be 2.7 GHz */ |
318 | if (HAS_DDI(dev)) { |
318 | if (HAS_DDI(dev)) { |
319 | pipe_config->ddi_pll_sel = PORT_CLK_SEL_SPLL; |
319 | pipe_config->ddi_pll_sel = PORT_CLK_SEL_SPLL; |
320 | pipe_config->port_clock = 135000 * 2; |
320 | pipe_config->port_clock = 135000 * 2; |
321 | } |
321 | } |
322 | 322 | ||
323 | return true; |
323 | return true; |
324 | } |
324 | } |
325 | 325 | ||
326 | static bool intel_ironlake_crt_detect_hotplug(struct drm_connector *connector) |
326 | static bool intel_ironlake_crt_detect_hotplug(struct drm_connector *connector) |
327 | { |
327 | { |
328 | struct drm_device *dev = connector->dev; |
328 | struct drm_device *dev = connector->dev; |
329 | struct intel_crt *crt = intel_attached_crt(connector); |
329 | struct intel_crt *crt = intel_attached_crt(connector); |
330 | struct drm_i915_private *dev_priv = dev->dev_private; |
330 | struct drm_i915_private *dev_priv = dev->dev_private; |
331 | u32 adpa; |
331 | u32 adpa; |
332 | bool ret; |
332 | bool ret; |
333 | 333 | ||
334 | /* The first time through, trigger an explicit detection cycle */ |
334 | /* The first time through, trigger an explicit detection cycle */ |
335 | if (crt->force_hotplug_required) { |
335 | if (crt->force_hotplug_required) { |
336 | bool turn_off_dac = HAS_PCH_SPLIT(dev); |
336 | bool turn_off_dac = HAS_PCH_SPLIT(dev); |
337 | u32 save_adpa; |
337 | u32 save_adpa; |
338 | 338 | ||
339 | crt->force_hotplug_required = 0; |
339 | crt->force_hotplug_required = 0; |
340 | 340 | ||
341 | save_adpa = adpa = I915_READ(crt->adpa_reg); |
341 | save_adpa = adpa = I915_READ(crt->adpa_reg); |
342 | DRM_DEBUG_KMS("trigger hotplug detect cycle: adpa=0x%x\n", adpa); |
342 | DRM_DEBUG_KMS("trigger hotplug detect cycle: adpa=0x%x\n", adpa); |
343 | 343 | ||
344 | adpa |= ADPA_CRT_HOTPLUG_FORCE_TRIGGER; |
344 | adpa |= ADPA_CRT_HOTPLUG_FORCE_TRIGGER; |
345 | if (turn_off_dac) |
345 | if (turn_off_dac) |
346 | adpa &= ~ADPA_DAC_ENABLE; |
346 | adpa &= ~ADPA_DAC_ENABLE; |
347 | 347 | ||
348 | I915_WRITE(crt->adpa_reg, adpa); |
348 | I915_WRITE(crt->adpa_reg, adpa); |
349 | 349 | ||
350 | if (wait_for((I915_READ(crt->adpa_reg) & ADPA_CRT_HOTPLUG_FORCE_TRIGGER) == 0, |
350 | if (wait_for((I915_READ(crt->adpa_reg) & ADPA_CRT_HOTPLUG_FORCE_TRIGGER) == 0, |
351 | 1000)) |
351 | 1000)) |
352 | DRM_DEBUG_KMS("timed out waiting for FORCE_TRIGGER"); |
352 | DRM_DEBUG_KMS("timed out waiting for FORCE_TRIGGER"); |
353 | 353 | ||
354 | if (turn_off_dac) { |
354 | if (turn_off_dac) { |
355 | I915_WRITE(crt->adpa_reg, save_adpa); |
355 | I915_WRITE(crt->adpa_reg, save_adpa); |
356 | POSTING_READ(crt->adpa_reg); |
356 | POSTING_READ(crt->adpa_reg); |
357 | } |
357 | } |
358 | } |
358 | } |
359 | 359 | ||
360 | /* Check the status to see if both blue and green are on now */ |
360 | /* Check the status to see if both blue and green are on now */ |
361 | adpa = I915_READ(crt->adpa_reg); |
361 | adpa = I915_READ(crt->adpa_reg); |
362 | if ((adpa & ADPA_CRT_HOTPLUG_MONITOR_MASK) != 0) |
362 | if ((adpa & ADPA_CRT_HOTPLUG_MONITOR_MASK) != 0) |
363 | ret = true; |
363 | ret = true; |
364 | else |
364 | else |
365 | ret = false; |
365 | ret = false; |
366 | DRM_DEBUG_KMS("ironlake hotplug adpa=0x%x, result %d\n", adpa, ret); |
366 | DRM_DEBUG_KMS("ironlake hotplug adpa=0x%x, result %d\n", adpa, ret); |
367 | 367 | ||
368 | return ret; |
368 | return ret; |
369 | } |
369 | } |
370 | 370 | ||
371 | static bool valleyview_crt_detect_hotplug(struct drm_connector *connector) |
371 | static bool valleyview_crt_detect_hotplug(struct drm_connector *connector) |
372 | { |
372 | { |
373 | struct drm_device *dev = connector->dev; |
373 | struct drm_device *dev = connector->dev; |
374 | struct intel_crt *crt = intel_attached_crt(connector); |
374 | struct intel_crt *crt = intel_attached_crt(connector); |
375 | struct drm_i915_private *dev_priv = dev->dev_private; |
375 | struct drm_i915_private *dev_priv = dev->dev_private; |
376 | u32 adpa; |
376 | u32 adpa; |
377 | bool ret; |
377 | bool ret; |
378 | u32 save_adpa; |
378 | u32 save_adpa; |
379 | 379 | ||
380 | save_adpa = adpa = I915_READ(crt->adpa_reg); |
380 | save_adpa = adpa = I915_READ(crt->adpa_reg); |
381 | DRM_DEBUG_KMS("trigger hotplug detect cycle: adpa=0x%x\n", adpa); |
381 | DRM_DEBUG_KMS("trigger hotplug detect cycle: adpa=0x%x\n", adpa); |
382 | 382 | ||
383 | adpa |= ADPA_CRT_HOTPLUG_FORCE_TRIGGER; |
383 | adpa |= ADPA_CRT_HOTPLUG_FORCE_TRIGGER; |
384 | 384 | ||
385 | I915_WRITE(crt->adpa_reg, adpa); |
385 | I915_WRITE(crt->adpa_reg, adpa); |
386 | 386 | ||
387 | if (wait_for((I915_READ(crt->adpa_reg) & ADPA_CRT_HOTPLUG_FORCE_TRIGGER) == 0, |
387 | if (wait_for((I915_READ(crt->adpa_reg) & ADPA_CRT_HOTPLUG_FORCE_TRIGGER) == 0, |
388 | 1000)) { |
388 | 1000)) { |
389 | DRM_DEBUG_KMS("timed out waiting for FORCE_TRIGGER"); |
389 | DRM_DEBUG_KMS("timed out waiting for FORCE_TRIGGER"); |
390 | I915_WRITE(crt->adpa_reg, save_adpa); |
390 | I915_WRITE(crt->adpa_reg, save_adpa); |
391 | } |
391 | } |
392 | 392 | ||
393 | /* Check the status to see if both blue and green are on now */ |
393 | /* Check the status to see if both blue and green are on now */ |
394 | adpa = I915_READ(crt->adpa_reg); |
394 | adpa = I915_READ(crt->adpa_reg); |
395 | if ((adpa & ADPA_CRT_HOTPLUG_MONITOR_MASK) != 0) |
395 | if ((adpa & ADPA_CRT_HOTPLUG_MONITOR_MASK) != 0) |
396 | ret = true; |
396 | ret = true; |
397 | else |
397 | else |
398 | ret = false; |
398 | ret = false; |
399 | 399 | ||
400 | DRM_DEBUG_KMS("valleyview hotplug adpa=0x%x, result %d\n", adpa, ret); |
400 | DRM_DEBUG_KMS("valleyview hotplug adpa=0x%x, result %d\n", adpa, ret); |
401 | 401 | ||
402 | return ret; |
402 | return ret; |
403 | } |
403 | } |
404 | 404 | ||
405 | /** |
405 | /** |
406 | * Uses CRT_HOTPLUG_EN and CRT_HOTPLUG_STAT to detect CRT presence. |
406 | * Uses CRT_HOTPLUG_EN and CRT_HOTPLUG_STAT to detect CRT presence. |
407 | * |
407 | * |
408 | * Not for i915G/i915GM |
408 | * Not for i915G/i915GM |
409 | * |
409 | * |
410 | * \return true if CRT is connected. |
410 | * \return true if CRT is connected. |
411 | * \return false if CRT is disconnected. |
411 | * \return false if CRT is disconnected. |
412 | */ |
412 | */ |
413 | static bool intel_crt_detect_hotplug(struct drm_connector *connector) |
413 | static bool intel_crt_detect_hotplug(struct drm_connector *connector) |
414 | { |
414 | { |
415 | struct drm_device *dev = connector->dev; |
415 | struct drm_device *dev = connector->dev; |
416 | struct drm_i915_private *dev_priv = dev->dev_private; |
416 | struct drm_i915_private *dev_priv = dev->dev_private; |
417 | u32 hotplug_en, orig, stat; |
417 | u32 hotplug_en, orig, stat; |
418 | bool ret = false; |
418 | bool ret = false; |
419 | int i, tries = 0; |
419 | int i, tries = 0; |
420 | 420 | ||
421 | if (HAS_PCH_SPLIT(dev)) |
421 | if (HAS_PCH_SPLIT(dev)) |
422 | return intel_ironlake_crt_detect_hotplug(connector); |
422 | return intel_ironlake_crt_detect_hotplug(connector); |
423 | 423 | ||
424 | if (IS_VALLEYVIEW(dev)) |
424 | if (IS_VALLEYVIEW(dev)) |
425 | return valleyview_crt_detect_hotplug(connector); |
425 | return valleyview_crt_detect_hotplug(connector); |
426 | 426 | ||
427 | /* |
427 | /* |
428 | * On 4 series desktop, CRT detect sequence need to be done twice |
428 | * On 4 series desktop, CRT detect sequence need to be done twice |
429 | * to get a reliable result. |
429 | * to get a reliable result. |
430 | */ |
430 | */ |
431 | 431 | ||
432 | if (IS_G4X(dev) && !IS_GM45(dev)) |
432 | if (IS_G4X(dev) && !IS_GM45(dev)) |
433 | tries = 2; |
433 | tries = 2; |
434 | else |
434 | else |
435 | tries = 1; |
435 | tries = 1; |
436 | hotplug_en = orig = I915_READ(PORT_HOTPLUG_EN); |
436 | hotplug_en = orig = I915_READ(PORT_HOTPLUG_EN); |
437 | hotplug_en |= CRT_HOTPLUG_FORCE_DETECT; |
437 | hotplug_en |= CRT_HOTPLUG_FORCE_DETECT; |
438 | 438 | ||
439 | for (i = 0; i < tries ; i++) { |
439 | for (i = 0; i < tries ; i++) { |
440 | /* turn on the FORCE_DETECT */ |
440 | /* turn on the FORCE_DETECT */ |
441 | I915_WRITE(PORT_HOTPLUG_EN, hotplug_en); |
441 | I915_WRITE(PORT_HOTPLUG_EN, hotplug_en); |
442 | /* wait for FORCE_DETECT to go off */ |
442 | /* wait for FORCE_DETECT to go off */ |
443 | if (wait_for((I915_READ(PORT_HOTPLUG_EN) & |
443 | if (wait_for((I915_READ(PORT_HOTPLUG_EN) & |
444 | CRT_HOTPLUG_FORCE_DETECT) == 0, |
444 | CRT_HOTPLUG_FORCE_DETECT) == 0, |
445 | 1000)) |
445 | 1000)) |
446 | DRM_DEBUG_KMS("timed out waiting for FORCE_DETECT to go off"); |
446 | DRM_DEBUG_KMS("timed out waiting for FORCE_DETECT to go off"); |
447 | } |
447 | } |
448 | 448 | ||
449 | stat = I915_READ(PORT_HOTPLUG_STAT); |
449 | stat = I915_READ(PORT_HOTPLUG_STAT); |
450 | if ((stat & CRT_HOTPLUG_MONITOR_MASK) != CRT_HOTPLUG_MONITOR_NONE) |
450 | if ((stat & CRT_HOTPLUG_MONITOR_MASK) != CRT_HOTPLUG_MONITOR_NONE) |
451 | ret = true; |
451 | ret = true; |
452 | 452 | ||
453 | /* clear the interrupt we just generated, if any */ |
453 | /* clear the interrupt we just generated, if any */ |
454 | I915_WRITE(PORT_HOTPLUG_STAT, CRT_HOTPLUG_INT_STATUS); |
454 | I915_WRITE(PORT_HOTPLUG_STAT, CRT_HOTPLUG_INT_STATUS); |
455 | 455 | ||
456 | /* and put the bits back */ |
456 | /* and put the bits back */ |
457 | I915_WRITE(PORT_HOTPLUG_EN, orig); |
457 | I915_WRITE(PORT_HOTPLUG_EN, orig); |
458 | 458 | ||
459 | return ret; |
459 | return ret; |
460 | } |
460 | } |
461 | 461 | ||
462 | static struct edid *intel_crt_get_edid(struct drm_connector *connector, |
462 | static struct edid *intel_crt_get_edid(struct drm_connector *connector, |
463 | struct i2c_adapter *i2c) |
463 | struct i2c_adapter *i2c) |
464 | { |
464 | { |
465 | struct edid *edid; |
465 | struct edid *edid; |
466 | 466 | ||
467 | edid = drm_get_edid(connector, i2c); |
467 | edid = drm_get_edid(connector, i2c); |
468 | 468 | ||
469 | if (!edid && !intel_gmbus_is_forced_bit(i2c)) { |
469 | if (!edid && !intel_gmbus_is_forced_bit(i2c)) { |
470 | DRM_DEBUG_KMS("CRT GMBUS EDID read failed, retry using GPIO bit-banging\n"); |
470 | DRM_DEBUG_KMS("CRT GMBUS EDID read failed, retry using GPIO bit-banging\n"); |
471 | intel_gmbus_force_bit(i2c, true); |
471 | intel_gmbus_force_bit(i2c, true); |
472 | edid = drm_get_edid(connector, i2c); |
472 | edid = drm_get_edid(connector, i2c); |
473 | intel_gmbus_force_bit(i2c, false); |
473 | intel_gmbus_force_bit(i2c, false); |
474 | } |
474 | } |
475 | 475 | ||
476 | return edid; |
476 | return edid; |
477 | } |
477 | } |
478 | 478 | ||
479 | /* local version of intel_ddc_get_modes() to use intel_crt_get_edid() */ |
479 | /* local version of intel_ddc_get_modes() to use intel_crt_get_edid() */ |
480 | static int intel_crt_ddc_get_modes(struct drm_connector *connector, |
480 | static int intel_crt_ddc_get_modes(struct drm_connector *connector, |
481 | struct i2c_adapter *adapter) |
481 | struct i2c_adapter *adapter) |
482 | { |
482 | { |
483 | struct edid *edid; |
483 | struct edid *edid; |
484 | int ret; |
484 | int ret; |
485 | 485 | ||
486 | edid = intel_crt_get_edid(connector, adapter); |
486 | edid = intel_crt_get_edid(connector, adapter); |
487 | if (!edid) |
487 | if (!edid) |
488 | return 0; |
488 | return 0; |
489 | 489 | ||
490 | ret = intel_connector_update_modes(connector, edid); |
490 | ret = intel_connector_update_modes(connector, edid); |
491 | kfree(edid); |
491 | kfree(edid); |
492 | 492 | ||
493 | return ret; |
493 | return ret; |
494 | } |
494 | } |
495 | 495 | ||
496 | static bool intel_crt_detect_ddc(struct drm_connector *connector) |
496 | static bool intel_crt_detect_ddc(struct drm_connector *connector) |
497 | { |
497 | { |
498 | struct intel_crt *crt = intel_attached_crt(connector); |
498 | struct intel_crt *crt = intel_attached_crt(connector); |
499 | struct drm_i915_private *dev_priv = crt->base.base.dev->dev_private; |
499 | struct drm_i915_private *dev_priv = crt->base.base.dev->dev_private; |
500 | struct edid *edid; |
500 | struct edid *edid; |
501 | struct i2c_adapter *i2c; |
501 | struct i2c_adapter *i2c; |
502 | 502 | ||
503 | BUG_ON(crt->base.type != INTEL_OUTPUT_ANALOG); |
503 | BUG_ON(crt->base.type != INTEL_OUTPUT_ANALOG); |
504 | 504 | ||
505 | i2c = intel_gmbus_get_adapter(dev_priv, dev_priv->vbt.crt_ddc_pin); |
505 | i2c = intel_gmbus_get_adapter(dev_priv, dev_priv->vbt.crt_ddc_pin); |
506 | edid = intel_crt_get_edid(connector, i2c); |
506 | edid = intel_crt_get_edid(connector, i2c); |
507 | 507 | ||
508 | if (edid) { |
508 | if (edid) { |
509 | bool is_digital = edid->input & DRM_EDID_INPUT_DIGITAL; |
509 | bool is_digital = edid->input & DRM_EDID_INPUT_DIGITAL; |
510 | 510 | ||
511 | /* |
511 | /* |
512 | * This may be a DVI-I connector with a shared DDC |
512 | * This may be a DVI-I connector with a shared DDC |
513 | * link between analog and digital outputs, so we |
513 | * link between analog and digital outputs, so we |
514 | * have to check the EDID input spec of the attached device. |
514 | * have to check the EDID input spec of the attached device. |
515 | */ |
515 | */ |
516 | if (!is_digital) { |
516 | if (!is_digital) { |
517 | DRM_DEBUG_KMS("CRT detected via DDC:0x50 [EDID]\n"); |
517 | DRM_DEBUG_KMS("CRT detected via DDC:0x50 [EDID]\n"); |
518 | return true; |
518 | return true; |
519 | } |
519 | } |
520 | 520 | ||
521 | DRM_DEBUG_KMS("CRT not detected via DDC:0x50 [EDID reports a digital panel]\n"); |
521 | DRM_DEBUG_KMS("CRT not detected via DDC:0x50 [EDID reports a digital panel]\n"); |
522 | } else { |
522 | } else { |
523 | DRM_DEBUG_KMS("CRT not detected via DDC:0x50 [no valid EDID found]\n"); |
523 | DRM_DEBUG_KMS("CRT not detected via DDC:0x50 [no valid EDID found]\n"); |
524 | } |
524 | } |
525 | 525 | ||
526 | kfree(edid); |
526 | kfree(edid); |
527 | 527 | ||
528 | return false; |
528 | return false; |
529 | } |
529 | } |
530 | 530 | ||
531 | static enum drm_connector_status |
531 | static enum drm_connector_status |
532 | intel_crt_load_detect(struct intel_crt *crt) |
532 | intel_crt_load_detect(struct intel_crt *crt) |
533 | { |
533 | { |
534 | struct drm_device *dev = crt->base.base.dev; |
534 | struct drm_device *dev = crt->base.base.dev; |
535 | struct drm_i915_private *dev_priv = dev->dev_private; |
535 | struct drm_i915_private *dev_priv = dev->dev_private; |
536 | uint32_t pipe = to_intel_crtc(crt->base.base.crtc)->pipe; |
536 | uint32_t pipe = to_intel_crtc(crt->base.base.crtc)->pipe; |
537 | uint32_t save_bclrpat; |
537 | uint32_t save_bclrpat; |
538 | uint32_t save_vtotal; |
538 | uint32_t save_vtotal; |
539 | uint32_t vtotal, vactive; |
539 | uint32_t vtotal, vactive; |
540 | uint32_t vsample; |
540 | uint32_t vsample; |
541 | uint32_t vblank, vblank_start, vblank_end; |
541 | uint32_t vblank, vblank_start, vblank_end; |
542 | uint32_t dsl; |
542 | uint32_t dsl; |
543 | uint32_t bclrpat_reg; |
543 | uint32_t bclrpat_reg; |
544 | uint32_t vtotal_reg; |
544 | uint32_t vtotal_reg; |
545 | uint32_t vblank_reg; |
545 | uint32_t vblank_reg; |
546 | uint32_t vsync_reg; |
546 | uint32_t vsync_reg; |
547 | uint32_t pipeconf_reg; |
547 | uint32_t pipeconf_reg; |
548 | uint32_t pipe_dsl_reg; |
548 | uint32_t pipe_dsl_reg; |
549 | uint8_t st00; |
549 | uint8_t st00; |
550 | enum drm_connector_status status; |
550 | enum drm_connector_status status; |
551 | 551 | ||
552 | DRM_DEBUG_KMS("starting load-detect on CRT\n"); |
552 | DRM_DEBUG_KMS("starting load-detect on CRT\n"); |
553 | 553 | ||
554 | bclrpat_reg = BCLRPAT(pipe); |
554 | bclrpat_reg = BCLRPAT(pipe); |
555 | vtotal_reg = VTOTAL(pipe); |
555 | vtotal_reg = VTOTAL(pipe); |
556 | vblank_reg = VBLANK(pipe); |
556 | vblank_reg = VBLANK(pipe); |
557 | vsync_reg = VSYNC(pipe); |
557 | vsync_reg = VSYNC(pipe); |
558 | pipeconf_reg = PIPECONF(pipe); |
558 | pipeconf_reg = PIPECONF(pipe); |
559 | pipe_dsl_reg = PIPEDSL(pipe); |
559 | pipe_dsl_reg = PIPEDSL(pipe); |
560 | 560 | ||
561 | save_bclrpat = I915_READ(bclrpat_reg); |
561 | save_bclrpat = I915_READ(bclrpat_reg); |
562 | save_vtotal = I915_READ(vtotal_reg); |
562 | save_vtotal = I915_READ(vtotal_reg); |
563 | vblank = I915_READ(vblank_reg); |
563 | vblank = I915_READ(vblank_reg); |
564 | 564 | ||
565 | vtotal = ((save_vtotal >> 16) & 0xfff) + 1; |
565 | vtotal = ((save_vtotal >> 16) & 0xfff) + 1; |
566 | vactive = (save_vtotal & 0x7ff) + 1; |
566 | vactive = (save_vtotal & 0x7ff) + 1; |
567 | 567 | ||
568 | vblank_start = (vblank & 0xfff) + 1; |
568 | vblank_start = (vblank & 0xfff) + 1; |
569 | vblank_end = ((vblank >> 16) & 0xfff) + 1; |
569 | vblank_end = ((vblank >> 16) & 0xfff) + 1; |
570 | 570 | ||
571 | /* Set the border color to purple. */ |
571 | /* Set the border color to purple. */ |
572 | I915_WRITE(bclrpat_reg, 0x500050); |
572 | I915_WRITE(bclrpat_reg, 0x500050); |
573 | 573 | ||
574 | if (!IS_GEN2(dev)) { |
574 | if (!IS_GEN2(dev)) { |
575 | uint32_t pipeconf = I915_READ(pipeconf_reg); |
575 | uint32_t pipeconf = I915_READ(pipeconf_reg); |
576 | I915_WRITE(pipeconf_reg, pipeconf | PIPECONF_FORCE_BORDER); |
576 | I915_WRITE(pipeconf_reg, pipeconf | PIPECONF_FORCE_BORDER); |
577 | POSTING_READ(pipeconf_reg); |
577 | POSTING_READ(pipeconf_reg); |
578 | /* Wait for next Vblank to substitue |
578 | /* Wait for next Vblank to substitue |
579 | * border color for Color info */ |
579 | * border color for Color info */ |
580 | intel_wait_for_vblank(dev, pipe); |
580 | intel_wait_for_vblank(dev, pipe); |
581 | st00 = I915_READ8(VGA_MSR_WRITE); |
581 | st00 = I915_READ8(VGA_MSR_WRITE); |
582 | status = ((st00 & (1 << 4)) != 0) ? |
582 | status = ((st00 & (1 << 4)) != 0) ? |
583 | connector_status_connected : |
583 | connector_status_connected : |
584 | connector_status_disconnected; |
584 | connector_status_disconnected; |
585 | 585 | ||
586 | I915_WRITE(pipeconf_reg, pipeconf); |
586 | I915_WRITE(pipeconf_reg, pipeconf); |
587 | } else { |
587 | } else { |
588 | bool restore_vblank = false; |
588 | bool restore_vblank = false; |
589 | int count, detect; |
589 | int count, detect; |
590 | 590 | ||
591 | /* |
591 | /* |
592 | * If there isn't any border, add some. |
592 | * If there isn't any border, add some. |
593 | * Yes, this will flicker |
593 | * Yes, this will flicker |
594 | */ |
594 | */ |
595 | if (vblank_start <= vactive && vblank_end >= vtotal) { |
595 | if (vblank_start <= vactive && vblank_end >= vtotal) { |
596 | uint32_t vsync = I915_READ(vsync_reg); |
596 | uint32_t vsync = I915_READ(vsync_reg); |
597 | uint32_t vsync_start = (vsync & 0xffff) + 1; |
597 | uint32_t vsync_start = (vsync & 0xffff) + 1; |
598 | 598 | ||
599 | vblank_start = vsync_start; |
599 | vblank_start = vsync_start; |
600 | I915_WRITE(vblank_reg, |
600 | I915_WRITE(vblank_reg, |
601 | (vblank_start - 1) | |
601 | (vblank_start - 1) | |
602 | ((vblank_end - 1) << 16)); |
602 | ((vblank_end - 1) << 16)); |
603 | restore_vblank = true; |
603 | restore_vblank = true; |
604 | } |
604 | } |
605 | /* sample in the vertical border, selecting the larger one */ |
605 | /* sample in the vertical border, selecting the larger one */ |
606 | if (vblank_start - vactive >= vtotal - vblank_end) |
606 | if (vblank_start - vactive >= vtotal - vblank_end) |
607 | vsample = (vblank_start + vactive) >> 1; |
607 | vsample = (vblank_start + vactive) >> 1; |
608 | else |
608 | else |
609 | vsample = (vtotal + vblank_end) >> 1; |
609 | vsample = (vtotal + vblank_end) >> 1; |
610 | 610 | ||
611 | /* |
611 | /* |
612 | * Wait for the border to be displayed |
612 | * Wait for the border to be displayed |
613 | */ |
613 | */ |
614 | while (I915_READ(pipe_dsl_reg) >= vactive) |
614 | while (I915_READ(pipe_dsl_reg) >= vactive) |
615 | ; |
615 | ; |
616 | while ((dsl = I915_READ(pipe_dsl_reg)) <= vsample) |
616 | while ((dsl = I915_READ(pipe_dsl_reg)) <= vsample) |
617 | ; |
617 | ; |
618 | /* |
618 | /* |
619 | * Watch ST00 for an entire scanline |
619 | * Watch ST00 for an entire scanline |
620 | */ |
620 | */ |
621 | detect = 0; |
621 | detect = 0; |
622 | count = 0; |
622 | count = 0; |
623 | do { |
623 | do { |
624 | count++; |
624 | count++; |
625 | /* Read the ST00 VGA status register */ |
625 | /* Read the ST00 VGA status register */ |
626 | st00 = I915_READ8(VGA_MSR_WRITE); |
626 | st00 = I915_READ8(VGA_MSR_WRITE); |
627 | if (st00 & (1 << 4)) |
627 | if (st00 & (1 << 4)) |
628 | detect++; |
628 | detect++; |
629 | } while ((I915_READ(pipe_dsl_reg) == dsl)); |
629 | } while ((I915_READ(pipe_dsl_reg) == dsl)); |
630 | 630 | ||
631 | /* restore vblank if necessary */ |
631 | /* restore vblank if necessary */ |
632 | if (restore_vblank) |
632 | if (restore_vblank) |
633 | I915_WRITE(vblank_reg, vblank); |
633 | I915_WRITE(vblank_reg, vblank); |
634 | /* |
634 | /* |
635 | * If more than 3/4 of the scanline detected a monitor, |
635 | * If more than 3/4 of the scanline detected a monitor, |
636 | * then it is assumed to be present. This works even on i830, |
636 | * then it is assumed to be present. This works even on i830, |
637 | * where there isn't any way to force the border color across |
637 | * where there isn't any way to force the border color across |
638 | * the screen |
638 | * the screen |
639 | */ |
639 | */ |
640 | status = detect * 4 > count * 3 ? |
640 | status = detect * 4 > count * 3 ? |
641 | connector_status_connected : |
641 | connector_status_connected : |
642 | connector_status_disconnected; |
642 | connector_status_disconnected; |
643 | } |
643 | } |
644 | 644 | ||
645 | /* Restore previous settings */ |
645 | /* Restore previous settings */ |
646 | I915_WRITE(bclrpat_reg, save_bclrpat); |
646 | I915_WRITE(bclrpat_reg, save_bclrpat); |
647 | 647 | ||
648 | return status; |
648 | return status; |
649 | } |
649 | } |
650 | 650 | ||
651 | static enum drm_connector_status |
651 | static enum drm_connector_status |
652 | intel_crt_detect(struct drm_connector *connector, bool force) |
652 | intel_crt_detect(struct drm_connector *connector, bool force) |
653 | { |
653 | { |
654 | struct drm_device *dev = connector->dev; |
654 | struct drm_device *dev = connector->dev; |
655 | struct drm_i915_private *dev_priv = dev->dev_private; |
655 | struct drm_i915_private *dev_priv = dev->dev_private; |
656 | struct intel_crt *crt = intel_attached_crt(connector); |
656 | struct intel_crt *crt = intel_attached_crt(connector); |
657 | struct intel_encoder *intel_encoder = &crt->base; |
657 | struct intel_encoder *intel_encoder = &crt->base; |
658 | enum intel_display_power_domain power_domain; |
658 | enum intel_display_power_domain power_domain; |
659 | enum drm_connector_status status; |
659 | enum drm_connector_status status; |
660 | struct intel_load_detect_pipe tmp; |
660 | struct intel_load_detect_pipe tmp; |
661 | struct drm_modeset_acquire_ctx ctx; |
661 | struct drm_modeset_acquire_ctx ctx; |
662 | 662 | ||
663 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s] force=%d\n", |
663 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s] force=%d\n", |
664 | connector->base.id, connector->name, |
664 | connector->base.id, connector->name, |
665 | force); |
665 | force); |
666 | 666 | ||
667 | power_domain = intel_display_port_power_domain(intel_encoder); |
667 | power_domain = intel_display_port_power_domain(intel_encoder); |
668 | intel_display_power_get(dev_priv, power_domain); |
668 | intel_display_power_get(dev_priv, power_domain); |
669 | 669 | ||
670 | if (I915_HAS_HOTPLUG(dev)) { |
670 | if (I915_HAS_HOTPLUG(dev)) { |
671 | /* We can not rely on the HPD pin always being correctly wired |
671 | /* We can not rely on the HPD pin always being correctly wired |
672 | * up, for example many KVM do not pass it through, and so |
672 | * up, for example many KVM do not pass it through, and so |
673 | * only trust an assertion that the monitor is connected. |
673 | * only trust an assertion that the monitor is connected. |
674 | */ |
674 | */ |
675 | if (intel_crt_detect_hotplug(connector)) { |
675 | if (intel_crt_detect_hotplug(connector)) { |
676 | DRM_DEBUG_KMS("CRT detected via hotplug\n"); |
676 | DRM_DEBUG_KMS("CRT detected via hotplug\n"); |
677 | status = connector_status_connected; |
677 | status = connector_status_connected; |
678 | goto out; |
678 | goto out; |
679 | } else |
679 | } else |
680 | DRM_DEBUG_KMS("CRT not detected via hotplug\n"); |
680 | DRM_DEBUG_KMS("CRT not detected via hotplug\n"); |
681 | } |
681 | } |
682 | 682 | ||
683 | if (intel_crt_detect_ddc(connector)) { |
683 | if (intel_crt_detect_ddc(connector)) { |
684 | status = connector_status_connected; |
684 | status = connector_status_connected; |
685 | goto out; |
685 | goto out; |
686 | } |
686 | } |
687 | 687 | ||
688 | /* Load detection is broken on HPD capable machines. Whoever wants a |
688 | /* Load detection is broken on HPD capable machines. Whoever wants a |
689 | * broken monitor (without edid) to work behind a broken kvm (that fails |
689 | * broken monitor (without edid) to work behind a broken kvm (that fails |
690 | * to have the right resistors for HP detection) needs to fix this up. |
690 | * to have the right resistors for HP detection) needs to fix this up. |
691 | * For now just bail out. */ |
691 | * For now just bail out. */ |
692 | if (I915_HAS_HOTPLUG(dev)) { |
692 | if (I915_HAS_HOTPLUG(dev)) { |
693 | status = connector_status_disconnected; |
693 | status = connector_status_disconnected; |
694 | goto out; |
694 | goto out; |
695 | } |
695 | } |
696 | 696 | ||
697 | if (!force) { |
697 | if (!force) { |
698 | status = connector->status; |
698 | status = connector->status; |
699 | goto out; |
699 | goto out; |
700 | } |
700 | } |
701 | 701 | ||
702 | drm_modeset_acquire_init(&ctx, 0); |
702 | drm_modeset_acquire_init(&ctx, 0); |
703 | 703 | ||
704 | /* for pre-945g platforms use load detect */ |
704 | /* for pre-945g platforms use load detect */ |
705 | if (intel_get_load_detect_pipe(connector, NULL, &tmp, &ctx)) { |
705 | if (intel_get_load_detect_pipe(connector, NULL, &tmp, &ctx)) { |
706 | if (intel_crt_detect_ddc(connector)) |
706 | if (intel_crt_detect_ddc(connector)) |
707 | status = connector_status_connected; |
707 | status = connector_status_connected; |
708 | else |
708 | else |
709 | status = intel_crt_load_detect(crt); |
709 | status = intel_crt_load_detect(crt); |
710 | intel_release_load_detect_pipe(connector, &tmp); |
710 | intel_release_load_detect_pipe(connector, &tmp); |
711 | } else |
711 | } else |
712 | status = connector_status_unknown; |
712 | status = connector_status_unknown; |
713 | 713 | ||
714 | drm_modeset_drop_locks(&ctx); |
714 | drm_modeset_drop_locks(&ctx); |
715 | drm_modeset_acquire_fini(&ctx); |
715 | drm_modeset_acquire_fini(&ctx); |
716 | 716 | ||
717 | out: |
717 | out: |
718 | intel_display_power_put(dev_priv, power_domain); |
718 | intel_display_power_put(dev_priv, power_domain); |
719 | return status; |
719 | return status; |
720 | } |
720 | } |
721 | 721 | ||
722 | static void intel_crt_destroy(struct drm_connector *connector) |
722 | static void intel_crt_destroy(struct drm_connector *connector) |
723 | { |
723 | { |
724 | drm_connector_cleanup(connector); |
724 | drm_connector_cleanup(connector); |
725 | kfree(connector); |
725 | kfree(connector); |
726 | } |
726 | } |
727 | 727 | ||
728 | static int intel_crt_get_modes(struct drm_connector *connector) |
728 | static int intel_crt_get_modes(struct drm_connector *connector) |
729 | { |
729 | { |
730 | struct drm_device *dev = connector->dev; |
730 | struct drm_device *dev = connector->dev; |
731 | struct drm_i915_private *dev_priv = dev->dev_private; |
731 | struct drm_i915_private *dev_priv = dev->dev_private; |
732 | struct intel_crt *crt = intel_attached_crt(connector); |
732 | struct intel_crt *crt = intel_attached_crt(connector); |
733 | struct intel_encoder *intel_encoder = &crt->base; |
733 | struct intel_encoder *intel_encoder = &crt->base; |
734 | enum intel_display_power_domain power_domain; |
734 | enum intel_display_power_domain power_domain; |
735 | int ret; |
735 | int ret; |
736 | struct i2c_adapter *i2c; |
736 | struct i2c_adapter *i2c; |
737 | 737 | ||
738 | power_domain = intel_display_port_power_domain(intel_encoder); |
738 | power_domain = intel_display_port_power_domain(intel_encoder); |
739 | intel_display_power_get(dev_priv, power_domain); |
739 | intel_display_power_get(dev_priv, power_domain); |
740 | 740 | ||
741 | i2c = intel_gmbus_get_adapter(dev_priv, dev_priv->vbt.crt_ddc_pin); |
741 | i2c = intel_gmbus_get_adapter(dev_priv, dev_priv->vbt.crt_ddc_pin); |
742 | ret = intel_crt_ddc_get_modes(connector, i2c); |
742 | ret = intel_crt_ddc_get_modes(connector, i2c); |
743 | if (ret || !IS_G4X(dev)) |
743 | if (ret || !IS_G4X(dev)) |
744 | goto out; |
744 | goto out; |
745 | 745 | ||
746 | /* Try to probe digital port for output in DVI-I -> VGA mode. */ |
746 | /* Try to probe digital port for output in DVI-I -> VGA mode. */ |
747 | i2c = intel_gmbus_get_adapter(dev_priv, GMBUS_PORT_DPB); |
747 | i2c = intel_gmbus_get_adapter(dev_priv, GMBUS_PORT_DPB); |
748 | ret = intel_crt_ddc_get_modes(connector, i2c); |
748 | ret = intel_crt_ddc_get_modes(connector, i2c); |
749 | 749 | ||
750 | out: |
750 | out: |
751 | intel_display_power_put(dev_priv, power_domain); |
751 | intel_display_power_put(dev_priv, power_domain); |
752 | 752 | ||
753 | return ret; |
753 | return ret; |
754 | } |
754 | } |
755 | 755 | ||
756 | static int intel_crt_set_property(struct drm_connector *connector, |
756 | static int intel_crt_set_property(struct drm_connector *connector, |
757 | struct drm_property *property, |
757 | struct drm_property *property, |
758 | uint64_t value) |
758 | uint64_t value) |
759 | { |
759 | { |
760 | return 0; |
760 | return 0; |
761 | } |
761 | } |
762 | 762 | ||
763 | static void intel_crt_reset(struct drm_connector *connector) |
763 | static void intel_crt_reset(struct drm_connector *connector) |
764 | { |
764 | { |
765 | struct drm_device *dev = connector->dev; |
765 | struct drm_device *dev = connector->dev; |
766 | struct drm_i915_private *dev_priv = dev->dev_private; |
766 | struct drm_i915_private *dev_priv = dev->dev_private; |
767 | struct intel_crt *crt = intel_attached_crt(connector); |
767 | struct intel_crt *crt = intel_attached_crt(connector); |
768 | 768 | ||
769 | if (INTEL_INFO(dev)->gen >= 5) { |
769 | if (INTEL_INFO(dev)->gen >= 5) { |
770 | u32 adpa; |
770 | u32 adpa; |
771 | 771 | ||
772 | adpa = I915_READ(crt->adpa_reg); |
772 | adpa = I915_READ(crt->adpa_reg); |
773 | adpa &= ~ADPA_CRT_HOTPLUG_MASK; |
773 | adpa &= ~ADPA_CRT_HOTPLUG_MASK; |
774 | adpa |= ADPA_HOTPLUG_BITS; |
774 | adpa |= ADPA_HOTPLUG_BITS; |
775 | I915_WRITE(crt->adpa_reg, adpa); |
775 | I915_WRITE(crt->adpa_reg, adpa); |
776 | POSTING_READ(crt->adpa_reg); |
776 | POSTING_READ(crt->adpa_reg); |
777 | 777 | ||
778 | DRM_DEBUG_KMS("pch crt adpa set to 0x%x\n", adpa); |
778 | DRM_DEBUG_KMS("crt adpa set to 0x%x\n", adpa); |
779 | crt->force_hotplug_required = 1; |
779 | crt->force_hotplug_required = 1; |
780 | } |
780 | } |
781 | 781 | ||
782 | } |
782 | } |
783 | 783 | ||
784 | /* |
784 | /* |
785 | * Routines for controlling stuff on the analog port |
785 | * Routines for controlling stuff on the analog port |
786 | */ |
786 | */ |
787 | 787 | ||
788 | static const struct drm_connector_funcs intel_crt_connector_funcs = { |
788 | static const struct drm_connector_funcs intel_crt_connector_funcs = { |
789 | .reset = intel_crt_reset, |
789 | .reset = intel_crt_reset, |
790 | .dpms = intel_crt_dpms, |
790 | .dpms = intel_crt_dpms, |
791 | .detect = intel_crt_detect, |
791 | .detect = intel_crt_detect, |
792 | .fill_modes = drm_helper_probe_single_connector_modes, |
792 | .fill_modes = drm_helper_probe_single_connector_modes, |
793 | .destroy = intel_crt_destroy, |
793 | .destroy = intel_crt_destroy, |
794 | .set_property = intel_crt_set_property, |
794 | .set_property = intel_crt_set_property, |
795 | }; |
795 | }; |
796 | 796 | ||
797 | static const struct drm_connector_helper_funcs intel_crt_connector_helper_funcs = { |
797 | static const struct drm_connector_helper_funcs intel_crt_connector_helper_funcs = { |
798 | .mode_valid = intel_crt_mode_valid, |
798 | .mode_valid = intel_crt_mode_valid, |
799 | .get_modes = intel_crt_get_modes, |
799 | .get_modes = intel_crt_get_modes, |
800 | .best_encoder = intel_best_encoder, |
800 | .best_encoder = intel_best_encoder, |
801 | }; |
801 | }; |
802 | 802 | ||
803 | static const struct drm_encoder_funcs intel_crt_enc_funcs = { |
803 | static const struct drm_encoder_funcs intel_crt_enc_funcs = { |
804 | .destroy = intel_encoder_destroy, |
804 | .destroy = intel_encoder_destroy, |
805 | }; |
805 | }; |
806 | 806 | ||
807 | static int intel_no_crt_dmi_callback(const struct dmi_system_id *id) |
807 | static int intel_no_crt_dmi_callback(const struct dmi_system_id *id) |
808 | { |
808 | { |
809 | DRM_INFO("Skipping CRT initialization for %s\n", id->ident); |
809 | DRM_INFO("Skipping CRT initialization for %s\n", id->ident); |
810 | return 1; |
810 | return 1; |
811 | } |
811 | } |
812 | 812 | ||
813 | static const struct dmi_system_id intel_no_crt[] = { |
813 | static const struct dmi_system_id intel_no_crt[] = { |
814 | { |
814 | { |
815 | .callback = intel_no_crt_dmi_callback, |
815 | .callback = intel_no_crt_dmi_callback, |
816 | .ident = "ACER ZGB", |
816 | .ident = "ACER ZGB", |
817 | .matches = { |
817 | .matches = { |
818 | DMI_MATCH(DMI_SYS_VENDOR, "ACER"), |
818 | DMI_MATCH(DMI_SYS_VENDOR, "ACER"), |
819 | DMI_MATCH(DMI_PRODUCT_NAME, "ZGB"), |
819 | DMI_MATCH(DMI_PRODUCT_NAME, "ZGB"), |
820 | }, |
820 | }, |
821 | }, |
821 | }, |
822 | { |
822 | { |
823 | .callback = intel_no_crt_dmi_callback, |
823 | .callback = intel_no_crt_dmi_callback, |
824 | .ident = "DELL XPS 8700", |
824 | .ident = "DELL XPS 8700", |
825 | .matches = { |
825 | .matches = { |
826 | DMI_MATCH(DMI_SYS_VENDOR, "Dell Inc."), |
826 | DMI_MATCH(DMI_SYS_VENDOR, "Dell Inc."), |
827 | DMI_MATCH(DMI_PRODUCT_NAME, "XPS 8700"), |
827 | DMI_MATCH(DMI_PRODUCT_NAME, "XPS 8700"), |
828 | }, |
828 | }, |
829 | }, |
829 | }, |
830 | { } |
830 | { } |
831 | }; |
831 | }; |
832 | 832 | ||
833 | void intel_crt_init(struct drm_device *dev) |
833 | void intel_crt_init(struct drm_device *dev) |
834 | { |
834 | { |
835 | struct drm_connector *connector; |
835 | struct drm_connector *connector; |
836 | struct intel_crt *crt; |
836 | struct intel_crt *crt; |
837 | struct intel_connector *intel_connector; |
837 | struct intel_connector *intel_connector; |
838 | struct drm_i915_private *dev_priv = dev->dev_private; |
838 | struct drm_i915_private *dev_priv = dev->dev_private; |
839 | 839 | ||
840 | /* Skip machines without VGA that falsely report hotplug events */ |
840 | /* Skip machines without VGA that falsely report hotplug events */ |
841 | if (dmi_check_system(intel_no_crt)) |
841 | if (dmi_check_system(intel_no_crt)) |
842 | return; |
842 | return; |
843 | 843 | ||
844 | crt = kzalloc(sizeof(struct intel_crt), GFP_KERNEL); |
844 | crt = kzalloc(sizeof(struct intel_crt), GFP_KERNEL); |
845 | if (!crt) |
845 | if (!crt) |
846 | return; |
846 | return; |
847 | 847 | ||
848 | intel_connector = kzalloc(sizeof(*intel_connector), GFP_KERNEL); |
848 | intel_connector = kzalloc(sizeof(*intel_connector), GFP_KERNEL); |
849 | if (!intel_connector) { |
849 | if (!intel_connector) { |
850 | kfree(crt); |
850 | kfree(crt); |
851 | return; |
851 | return; |
852 | } |
852 | } |
853 | 853 | ||
854 | connector = &intel_connector->base; |
854 | connector = &intel_connector->base; |
855 | crt->connector = intel_connector; |
855 | crt->connector = intel_connector; |
856 | drm_connector_init(dev, &intel_connector->base, |
856 | drm_connector_init(dev, &intel_connector->base, |
857 | &intel_crt_connector_funcs, DRM_MODE_CONNECTOR_VGA); |
857 | &intel_crt_connector_funcs, DRM_MODE_CONNECTOR_VGA); |
858 | 858 | ||
859 | drm_encoder_init(dev, &crt->base.base, &intel_crt_enc_funcs, |
859 | drm_encoder_init(dev, &crt->base.base, &intel_crt_enc_funcs, |
860 | DRM_MODE_ENCODER_DAC); |
860 | DRM_MODE_ENCODER_DAC); |
861 | 861 | ||
862 | intel_connector_attach_encoder(intel_connector, &crt->base); |
862 | intel_connector_attach_encoder(intel_connector, &crt->base); |
863 | 863 | ||
864 | crt->base.type = INTEL_OUTPUT_ANALOG; |
864 | crt->base.type = INTEL_OUTPUT_ANALOG; |
865 | crt->base.cloneable = (1 << INTEL_OUTPUT_DVO) | (1 << INTEL_OUTPUT_HDMI); |
865 | crt->base.cloneable = (1 << INTEL_OUTPUT_DVO) | (1 << INTEL_OUTPUT_HDMI); |
866 | if (IS_I830(dev)) |
866 | if (IS_I830(dev)) |
867 | crt->base.crtc_mask = (1 << 0); |
867 | crt->base.crtc_mask = (1 << 0); |
868 | else |
868 | else |
869 | crt->base.crtc_mask = (1 << 0) | (1 << 1) | (1 << 2); |
869 | crt->base.crtc_mask = (1 << 0) | (1 << 1) | (1 << 2); |
870 | 870 | ||
871 | if (IS_GEN2(dev)) |
871 | if (IS_GEN2(dev)) |
872 | connector->interlace_allowed = 0; |
872 | connector->interlace_allowed = 0; |
873 | else |
873 | else |
874 | connector->interlace_allowed = 1; |
874 | connector->interlace_allowed = 1; |
875 | connector->doublescan_allowed = 0; |
875 | connector->doublescan_allowed = 0; |
876 | 876 | ||
877 | if (HAS_PCH_SPLIT(dev)) |
877 | if (HAS_PCH_SPLIT(dev)) |
878 | crt->adpa_reg = PCH_ADPA; |
878 | crt->adpa_reg = PCH_ADPA; |
879 | else if (IS_VALLEYVIEW(dev)) |
879 | else if (IS_VALLEYVIEW(dev)) |
880 | crt->adpa_reg = VLV_ADPA; |
880 | crt->adpa_reg = VLV_ADPA; |
881 | else |
881 | else |
882 | crt->adpa_reg = ADPA; |
882 | crt->adpa_reg = ADPA; |
883 | 883 | ||
884 | crt->base.compute_config = intel_crt_compute_config; |
884 | crt->base.compute_config = intel_crt_compute_config; |
885 | crt->base.disable = intel_disable_crt; |
885 | crt->base.disable = intel_disable_crt; |
886 | crt->base.enable = intel_enable_crt; |
886 | crt->base.enable = intel_enable_crt; |
887 | if (I915_HAS_HOTPLUG(dev)) |
887 | if (I915_HAS_HOTPLUG(dev)) |
888 | crt->base.hpd_pin = HPD_CRT; |
888 | crt->base.hpd_pin = HPD_CRT; |
889 | if (HAS_DDI(dev)) { |
889 | if (HAS_DDI(dev)) { |
890 | crt->base.get_config = hsw_crt_get_config; |
890 | crt->base.get_config = hsw_crt_get_config; |
891 | crt->base.get_hw_state = intel_ddi_get_hw_state; |
891 | crt->base.get_hw_state = intel_ddi_get_hw_state; |
892 | crt->base.pre_enable = hsw_crt_pre_enable; |
892 | crt->base.pre_enable = hsw_crt_pre_enable; |
893 | crt->base.post_disable = hsw_crt_post_disable; |
893 | crt->base.post_disable = hsw_crt_post_disable; |
894 | } else { |
894 | } else { |
895 | crt->base.get_config = intel_crt_get_config; |
895 | crt->base.get_config = intel_crt_get_config; |
896 | crt->base.get_hw_state = intel_crt_get_hw_state; |
896 | crt->base.get_hw_state = intel_crt_get_hw_state; |
897 | } |
897 | } |
898 | intel_connector->get_hw_state = intel_connector_get_hw_state; |
898 | intel_connector->get_hw_state = intel_connector_get_hw_state; |
899 | intel_connector->unregister = intel_connector_unregister; |
899 | intel_connector->unregister = intel_connector_unregister; |
900 | 900 | ||
901 | drm_connector_helper_add(connector, &intel_crt_connector_helper_funcs); |
901 | drm_connector_helper_add(connector, &intel_crt_connector_helper_funcs); |
902 | 902 | ||
903 | drm_connector_register(connector); |
903 | drm_connector_register(connector); |
904 | 904 | ||
905 | if (!I915_HAS_HOTPLUG(dev)) |
905 | if (!I915_HAS_HOTPLUG(dev)) |
906 | intel_connector->polled = DRM_CONNECTOR_POLL_CONNECT; |
906 | intel_connector->polled = DRM_CONNECTOR_POLL_CONNECT; |
907 | 907 | ||
908 | /* |
908 | /* |
909 | * Configure the automatic hotplug detection stuff |
909 | * Configure the automatic hotplug detection stuff |
910 | */ |
910 | */ |
911 | crt->force_hotplug_required = 0; |
911 | crt->force_hotplug_required = 0; |
912 | 912 | ||
913 | /* |
913 | /* |
914 | * TODO: find a proper way to discover whether we need to set the the |
914 | * TODO: find a proper way to discover whether we need to set the the |
915 | * polarity and link reversal bits or not, instead of relying on the |
915 | * polarity and link reversal bits or not, instead of relying on the |
916 | * BIOS. |
916 | * BIOS. |
917 | */ |
917 | */ |
918 | if (HAS_PCH_LPT(dev)) { |
918 | if (HAS_PCH_LPT(dev)) { |
919 | u32 fdi_config = FDI_RX_POLARITY_REVERSED_LPT | |
919 | u32 fdi_config = FDI_RX_POLARITY_REVERSED_LPT | |
920 | FDI_RX_LINK_REVERSAL_OVERRIDE; |
920 | FDI_RX_LINK_REVERSAL_OVERRIDE; |
921 | 921 | ||
922 | dev_priv->fdi_rx_config = I915_READ(_FDI_RXA_CTL) & fdi_config; |
922 | dev_priv->fdi_rx_config = I915_READ(_FDI_RXA_CTL) & fdi_config; |
923 | } |
923 | } |
924 | 924 | ||
925 | intel_crt_reset(connector); |
925 | intel_crt_reset(connector); |
926 | }><>><>><>><>><>><>><>=>><>=>><>>>> |
926 | }><>><>><>><>><>><>><>=>><>=>><>>>> |