180,7 → 180,10 |
#define DIG_THERM_DPM(x) ((x) << 14) |
#define DIG_THERM_DPM_MASK 0x003FC000 |
#define DIG_THERM_DPM_SHIFT 14 |
|
#define CG_THERMAL_STATUS 0x704 |
#define FDO_PWM_DUTY(x) ((x) << 9) |
#define FDO_PWM_DUTY_MASK (0xff << 9) |
#define FDO_PWM_DUTY_SHIFT 9 |
#define CG_THERMAL_INT 0x708 |
#define DIG_THERM_INTH(x) ((x) << 8) |
#define DIG_THERM_INTH_MASK 0x0000FF00 |
191,6 → 194,10 |
#define THERM_INT_MASK_HIGH (1 << 24) |
#define THERM_INT_MASK_LOW (1 << 25) |
|
#define CG_MULT_THERMAL_CTRL 0x710 |
#define TEMP_SEL(x) ((x) << 20) |
#define TEMP_SEL_MASK (0xff << 20) |
#define TEMP_SEL_SHIFT 20 |
#define CG_MULT_THERMAL_STATUS 0x714 |
#define ASIC_MAX_TEMP(x) ((x) << 0) |
#define ASIC_MAX_TEMP_MASK 0x000001ff |
199,6 → 206,37 |
#define CTF_TEMP_MASK 0x0003fe00 |
#define CTF_TEMP_SHIFT 9 |
|
#define CG_FDO_CTRL0 0x754 |
#define FDO_STATIC_DUTY(x) ((x) << 0) |
#define FDO_STATIC_DUTY_MASK 0x000000FF |
#define FDO_STATIC_DUTY_SHIFT 0 |
#define CG_FDO_CTRL1 0x758 |
#define FMAX_DUTY100(x) ((x) << 0) |
#define FMAX_DUTY100_MASK 0x000000FF |
#define FMAX_DUTY100_SHIFT 0 |
#define CG_FDO_CTRL2 0x75C |
#define TMIN(x) ((x) << 0) |
#define TMIN_MASK 0x000000FF |
#define TMIN_SHIFT 0 |
#define FDO_PWM_MODE(x) ((x) << 11) |
#define FDO_PWM_MODE_MASK (7 << 11) |
#define FDO_PWM_MODE_SHIFT 11 |
#define TACH_PWM_RESP_RATE(x) ((x) << 25) |
#define TACH_PWM_RESP_RATE_MASK (0x7f << 25) |
#define TACH_PWM_RESP_RATE_SHIFT 25 |
|
#define CG_TACH_CTRL 0x770 |
# define EDGE_PER_REV(x) ((x) << 0) |
# define EDGE_PER_REV_MASK (0x7 << 0) |
# define EDGE_PER_REV_SHIFT 0 |
# define TARGET_PERIOD(x) ((x) << 3) |
# define TARGET_PERIOD_MASK 0xfffffff8 |
# define TARGET_PERIOD_SHIFT 3 |
#define CG_TACH_STATUS 0x774 |
# define TACH_PERIOD(x) ((x) << 0) |
# define TACH_PERIOD_MASK 0xffffffff |
# define TACH_PERIOD_SHIFT 0 |
|
#define GENERAL_PWRMGT 0x780 |
# define GLOBAL_PWRMGT_EN (1 << 0) |
# define STATIC_PM_EN (1 << 1) |
736,7 → 774,7 |
# define DESCRIPTION16(x) (((x) & 0xff) << 0) |
# define DESCRIPTION17(x) (((x) & 0xff) << 8) |
|
#define AZ_F0_CODEC_PIN_CONTROL_HOTPLUG_CONTROL 0x54 |
#define AZ_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL 0x54 |
# define AUDIO_ENABLED (1 << 31) |
|
#define AZ_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT 0x56 |