126,7 → 126,11 |
rdev->mc_rreg = &rs780_mc_rreg; |
rdev->mc_wreg = &rs780_mc_wreg; |
} |
if (rdev->family >= CHIP_R600) { |
|
if (rdev->family >= CHIP_BONAIRE) { |
rdev->pciep_rreg = &cik_pciep_rreg; |
rdev->pciep_wreg = &cik_pciep_wreg; |
} else if (rdev->family >= CHIP_R600) { |
rdev->pciep_rreg = &r600_pciep_rreg; |
rdev->pciep_wreg = &r600_pciep_wreg; |
} |
168,6 → 172,22 |
/* |
* ASIC |
*/ |
|
static struct radeon_asic_ring r100_gfx_ring = { |
.ib_execute = &r100_ring_ib_execute, |
.emit_fence = &r100_fence_ring_emit, |
.emit_semaphore = &r100_semaphore_ring_emit, |
.cs_parse = &r100_cs_parse, |
.ring_start = &r100_ring_start, |
.ring_test = &r100_ring_test, |
.ib_test = &r100_ib_test, |
.is_lockup = &r100_gpu_is_lockup, |
.get_rptr = &r100_gfx_get_rptr, |
.get_wptr = &r100_gfx_get_wptr, |
.set_wptr = &r100_gfx_set_wptr, |
.hdp_flush = &r100_ring_hdp_flush, |
}; |
|
static struct radeon_asic r100_asic = { |
.init = &r100_init, |
// .fini = &r100_fini, |
175,7 → 195,7 |
// .resume = &r100_resume, |
// .vga_set_state = &r100_vga_set_state, |
.asic_reset = &r100_asic_reset, |
.ioctl_wait_idle = NULL, |
.mmio_hdp_flush = NULL, |
.gui_idle = &r100_gui_idle, |
.mc_wait_for_idle = &r100_mc_wait_for_idle, |
.gart = { |
183,16 → 203,7 |
.set_page = &r100_pci_gart_set_page, |
}, |
.ring = { |
[RADEON_RING_TYPE_GFX_INDEX] = { |
.ib_execute = &r100_ring_ib_execute, |
.emit_fence = &r100_fence_ring_emit, |
.emit_semaphore = &r100_semaphore_ring_emit, |
// .cs_parse = &r100_cs_parse, |
.ring_start = &r100_ring_start, |
.ring_test = &r100_ring_test, |
.ib_test = &r100_ib_test, |
.is_lockup = &r100_gpu_is_lockup, |
} |
[RADEON_RING_TYPE_GFX_INDEX] = &r100_gfx_ring |
}, |
.irq = { |
.set = &r100_irq_set, |
202,8 → 213,8 |
.bandwidth_update = &r100_bandwidth_update, |
.get_vblank_counter = &r100_get_vblank_counter, |
.wait_for_vblank = &r100_wait_for_vblank, |
// .set_backlight_level = &radeon_legacy_set_backlight_level, |
// .get_backlight_level = &radeon_legacy_get_backlight_level, |
.set_backlight_level = &radeon_legacy_set_backlight_level, |
.get_backlight_level = &radeon_legacy_get_backlight_level, |
}, |
.copy = { |
.blit = &r100_copy_blit, |
218,29 → 229,28 |
.clear_reg = r100_clear_surface_reg, |
}, |
.hpd = { |
// .init = &r100_hpd_init, |
// .fini = &r100_hpd_fini, |
// .sense = &r100_hpd_sense, |
// .set_polarity = &r100_hpd_set_polarity, |
.init = &r100_hpd_init, |
.fini = &r100_hpd_fini, |
.sense = &r100_hpd_sense, |
.set_polarity = &r100_hpd_set_polarity, |
}, |
.pm = { |
// .misc = &r100_pm_misc, |
// .prepare = &r100_pm_prepare, |
// .finish = &r100_pm_finish, |
// .init_profile = &r100_pm_init_profile, |
// .get_dynpm_state = &r100_pm_get_dynpm_state, |
// .get_engine_clock = &radeon_legacy_get_engine_clock, |
// .set_engine_clock = &radeon_legacy_set_engine_clock, |
// .get_memory_clock = &radeon_legacy_get_memory_clock, |
.misc = &r100_pm_misc, |
.prepare = &r100_pm_prepare, |
.finish = &r100_pm_finish, |
.init_profile = &r100_pm_init_profile, |
.get_dynpm_state = &r100_pm_get_dynpm_state, |
.get_engine_clock = &radeon_legacy_get_engine_clock, |
.set_engine_clock = &radeon_legacy_set_engine_clock, |
.get_memory_clock = &radeon_legacy_get_memory_clock, |
.set_memory_clock = NULL, |
.get_pcie_lanes = NULL, |
.set_pcie_lanes = NULL, |
// .set_clock_gating = &radeon_legacy_set_clock_gating, |
.set_clock_gating = &radeon_legacy_set_clock_gating, |
}, |
.pflip = { |
// .pre_page_flip = &r100_pre_page_flip, |
// .page_flip = &r100_page_flip, |
// .post_page_flip = &r100_post_page_flip, |
}, |
}; |
|
251,7 → 261,7 |
// .resume = &r100_resume, |
// .vga_set_state = &r100_vga_set_state, |
.asic_reset = &r100_asic_reset, |
.ioctl_wait_idle = NULL, |
.mmio_hdp_flush = NULL, |
.gui_idle = &r100_gui_idle, |
.mc_wait_for_idle = &r100_mc_wait_for_idle, |
.gart = { |
259,16 → 269,7 |
.set_page = &r100_pci_gart_set_page, |
}, |
.ring = { |
[RADEON_RING_TYPE_GFX_INDEX] = { |
.ib_execute = &r100_ring_ib_execute, |
.emit_fence = &r100_fence_ring_emit, |
.emit_semaphore = &r100_semaphore_ring_emit, |
// .cs_parse = &r100_cs_parse, |
.ring_start = &r100_ring_start, |
.ring_test = &r100_ring_test, |
.ib_test = &r100_ib_test, |
.is_lockup = &r100_gpu_is_lockup, |
} |
[RADEON_RING_TYPE_GFX_INDEX] = &r100_gfx_ring |
}, |
.irq = { |
.set = &r100_irq_set, |
278,8 → 279,8 |
.bandwidth_update = &r100_bandwidth_update, |
.get_vblank_counter = &r100_get_vblank_counter, |
.wait_for_vblank = &r100_wait_for_vblank, |
// .set_backlight_level = &radeon_legacy_set_backlight_level, |
// .get_backlight_level = &radeon_legacy_get_backlight_level, |
.set_backlight_level = &radeon_legacy_set_backlight_level, |
.get_backlight_level = &radeon_legacy_get_backlight_level, |
}, |
.copy = { |
.blit = &r100_copy_blit, |
294,32 → 295,46 |
.clear_reg = r100_clear_surface_reg, |
}, |
.hpd = { |
// .init = &r100_hpd_init, |
// .fini = &r100_hpd_fini, |
// .sense = &r100_hpd_sense, |
// .set_polarity = &r100_hpd_set_polarity, |
.init = &r100_hpd_init, |
.fini = &r100_hpd_fini, |
.sense = &r100_hpd_sense, |
.set_polarity = &r100_hpd_set_polarity, |
}, |
.pm = { |
// .misc = &r100_pm_misc, |
// .prepare = &r100_pm_prepare, |
// .finish = &r100_pm_finish, |
// .init_profile = &r100_pm_init_profile, |
// .get_dynpm_state = &r100_pm_get_dynpm_state, |
// .get_engine_clock = &radeon_legacy_get_engine_clock, |
// .set_engine_clock = &radeon_legacy_set_engine_clock, |
// .get_memory_clock = &radeon_legacy_get_memory_clock, |
.misc = &r100_pm_misc, |
.prepare = &r100_pm_prepare, |
.finish = &r100_pm_finish, |
.init_profile = &r100_pm_init_profile, |
.get_dynpm_state = &r100_pm_get_dynpm_state, |
.get_engine_clock = &radeon_legacy_get_engine_clock, |
.set_engine_clock = &radeon_legacy_set_engine_clock, |
.get_memory_clock = &radeon_legacy_get_memory_clock, |
.set_memory_clock = NULL, |
.get_pcie_lanes = NULL, |
.set_pcie_lanes = NULL, |
// .set_clock_gating = &radeon_legacy_set_clock_gating, |
.set_clock_gating = &radeon_legacy_set_clock_gating, |
}, |
.pflip = { |
// .pre_page_flip = &r100_pre_page_flip, |
// .page_flip = &r100_page_flip, |
// .post_page_flip = &r100_post_page_flip, |
}, |
}; |
|
static struct radeon_asic_ring r300_gfx_ring = { |
.ib_execute = &r100_ring_ib_execute, |
.emit_fence = &r300_fence_ring_emit, |
.emit_semaphore = &r100_semaphore_ring_emit, |
.cs_parse = &r300_cs_parse, |
.ring_start = &r300_ring_start, |
.ring_test = &r100_ring_test, |
.ib_test = &r100_ib_test, |
.is_lockup = &r100_gpu_is_lockup, |
.get_rptr = &r100_gfx_get_rptr, |
.get_wptr = &r100_gfx_get_wptr, |
.set_wptr = &r100_gfx_set_wptr, |
.hdp_flush = &r100_ring_hdp_flush, |
}; |
|
static struct radeon_asic r300_asic = { |
.init = &r300_init, |
// .fini = &r300_fini, |
327,7 → 342,7 |
// .resume = &r300_resume, |
// .vga_set_state = &r100_vga_set_state, |
.asic_reset = &r300_asic_reset, |
.ioctl_wait_idle = NULL, |
.mmio_hdp_flush = NULL, |
.gui_idle = &r100_gui_idle, |
.mc_wait_for_idle = &r300_mc_wait_for_idle, |
.gart = { |
335,16 → 350,7 |
.set_page = &r100_pci_gart_set_page, |
}, |
.ring = { |
[RADEON_RING_TYPE_GFX_INDEX] = { |
.ib_execute = &r100_ring_ib_execute, |
.emit_fence = &r300_fence_ring_emit, |
.emit_semaphore = &r100_semaphore_ring_emit, |
// .cs_parse = &r300_cs_parse, |
.ring_start = &r300_ring_start, |
.ring_test = &r100_ring_test, |
.ib_test = &r100_ib_test, |
.is_lockup = &r100_gpu_is_lockup, |
} |
[RADEON_RING_TYPE_GFX_INDEX] = &r300_gfx_ring |
}, |
.irq = { |
.set = &r100_irq_set, |
354,8 → 360,8 |
.bandwidth_update = &r100_bandwidth_update, |
.get_vblank_counter = &r100_get_vblank_counter, |
.wait_for_vblank = &r100_wait_for_vblank, |
// .set_backlight_level = &radeon_legacy_set_backlight_level, |
// .get_backlight_level = &radeon_legacy_get_backlight_level, |
.set_backlight_level = &radeon_legacy_set_backlight_level, |
.get_backlight_level = &radeon_legacy_get_backlight_level, |
}, |
.copy = { |
.blit = &r100_copy_blit, |
370,29 → 376,28 |
.clear_reg = r100_clear_surface_reg, |
}, |
.hpd = { |
// .init = &r100_hpd_init, |
// .fini = &r100_hpd_fini, |
// .sense = &r100_hpd_sense, |
// .set_polarity = &r100_hpd_set_polarity, |
.init = &r100_hpd_init, |
.fini = &r100_hpd_fini, |
.sense = &r100_hpd_sense, |
.set_polarity = &r100_hpd_set_polarity, |
}, |
.pm = { |
// .misc = &r100_pm_misc, |
// .prepare = &r100_pm_prepare, |
// .finish = &r100_pm_finish, |
// .init_profile = &r100_pm_init_profile, |
// .get_dynpm_state = &r100_pm_get_dynpm_state, |
// .get_engine_clock = &radeon_legacy_get_engine_clock, |
// .set_engine_clock = &radeon_legacy_set_engine_clock, |
// .get_memory_clock = &radeon_legacy_get_memory_clock, |
// .set_memory_clock = NULL, |
// .get_pcie_lanes = &rv370_get_pcie_lanes, |
// .set_pcie_lanes = &rv370_set_pcie_lanes, |
// .set_clock_gating = &radeon_legacy_set_clock_gating, |
.misc = &r100_pm_misc, |
.prepare = &r100_pm_prepare, |
.finish = &r100_pm_finish, |
.init_profile = &r100_pm_init_profile, |
.get_dynpm_state = &r100_pm_get_dynpm_state, |
.get_engine_clock = &radeon_legacy_get_engine_clock, |
.set_engine_clock = &radeon_legacy_set_engine_clock, |
.get_memory_clock = &radeon_legacy_get_memory_clock, |
.set_memory_clock = NULL, |
.get_pcie_lanes = &rv370_get_pcie_lanes, |
.set_pcie_lanes = &rv370_set_pcie_lanes, |
.set_clock_gating = &radeon_legacy_set_clock_gating, |
}, |
.pflip = { |
// .pre_page_flip = &r100_pre_page_flip, |
// .page_flip = &r100_page_flip, |
// .post_page_flip = &r100_post_page_flip, |
}, |
}; |
|
403,7 → 408,7 |
// .resume = &r300_resume, |
// .vga_set_state = &r100_vga_set_state, |
.asic_reset = &r300_asic_reset, |
.ioctl_wait_idle = NULL, |
.mmio_hdp_flush = NULL, |
.gui_idle = &r100_gui_idle, |
.mc_wait_for_idle = &r300_mc_wait_for_idle, |
.gart = { |
411,16 → 416,7 |
.set_page = &rv370_pcie_gart_set_page, |
}, |
.ring = { |
[RADEON_RING_TYPE_GFX_INDEX] = { |
.ib_execute = &r100_ring_ib_execute, |
.emit_fence = &r300_fence_ring_emit, |
.emit_semaphore = &r100_semaphore_ring_emit, |
// .cs_parse = &r300_cs_parse, |
.ring_start = &r300_ring_start, |
.ring_test = &r100_ring_test, |
.ib_test = &r100_ib_test, |
.is_lockup = &r100_gpu_is_lockup, |
} |
[RADEON_RING_TYPE_GFX_INDEX] = &r300_gfx_ring |
}, |
.irq = { |
.set = &r100_irq_set, |
430,8 → 426,8 |
.bandwidth_update = &r100_bandwidth_update, |
.get_vblank_counter = &r100_get_vblank_counter, |
.wait_for_vblank = &r100_wait_for_vblank, |
// .set_backlight_level = &radeon_legacy_set_backlight_level, |
// .get_backlight_level = &radeon_legacy_get_backlight_level, |
.set_backlight_level = &radeon_legacy_set_backlight_level, |
.get_backlight_level = &radeon_legacy_get_backlight_level, |
}, |
.copy = { |
.blit = &r100_copy_blit, |
452,23 → 448,22 |
.set_polarity = &r100_hpd_set_polarity, |
}, |
.pm = { |
// .misc = &r100_pm_misc, |
// .prepare = &r100_pm_prepare, |
// .finish = &r100_pm_finish, |
// .init_profile = &r100_pm_init_profile, |
// .get_dynpm_state = &r100_pm_get_dynpm_state, |
// .get_engine_clock = &radeon_legacy_get_engine_clock, |
// .set_engine_clock = &radeon_legacy_set_engine_clock, |
// .get_memory_clock = &radeon_legacy_get_memory_clock, |
// .set_memory_clock = NULL, |
// .get_pcie_lanes = &rv370_get_pcie_lanes, |
// .set_pcie_lanes = &rv370_set_pcie_lanes, |
// .set_clock_gating = &radeon_legacy_set_clock_gating, |
.misc = &r100_pm_misc, |
.prepare = &r100_pm_prepare, |
.finish = &r100_pm_finish, |
.init_profile = &r100_pm_init_profile, |
.get_dynpm_state = &r100_pm_get_dynpm_state, |
.get_engine_clock = &radeon_legacy_get_engine_clock, |
.set_engine_clock = &radeon_legacy_set_engine_clock, |
.get_memory_clock = &radeon_legacy_get_memory_clock, |
.set_memory_clock = NULL, |
.get_pcie_lanes = &rv370_get_pcie_lanes, |
.set_pcie_lanes = &rv370_set_pcie_lanes, |
.set_clock_gating = &radeon_legacy_set_clock_gating, |
}, |
.pflip = { |
// .pre_page_flip = &r100_pre_page_flip, |
// .page_flip = &r100_page_flip, |
// .post_page_flip = &r100_post_page_flip, |
}, |
}; |
|
479,7 → 474,7 |
// .resume = &r420_resume, |
// .vga_set_state = &r100_vga_set_state, |
.asic_reset = &r300_asic_reset, |
.ioctl_wait_idle = NULL, |
.mmio_hdp_flush = NULL, |
.gui_idle = &r100_gui_idle, |
.mc_wait_for_idle = &r300_mc_wait_for_idle, |
.gart = { |
487,16 → 482,7 |
.set_page = &rv370_pcie_gart_set_page, |
}, |
.ring = { |
[RADEON_RING_TYPE_GFX_INDEX] = { |
.ib_execute = &r100_ring_ib_execute, |
.emit_fence = &r300_fence_ring_emit, |
.emit_semaphore = &r100_semaphore_ring_emit, |
// .cs_parse = &r300_cs_parse, |
.ring_start = &r300_ring_start, |
.ring_test = &r100_ring_test, |
.ib_test = &r100_ib_test, |
.is_lockup = &r100_gpu_is_lockup, |
} |
[RADEON_RING_TYPE_GFX_INDEX] = &r300_gfx_ring |
}, |
.irq = { |
.set = &r100_irq_set, |
506,8 → 492,8 |
.bandwidth_update = &r100_bandwidth_update, |
.get_vblank_counter = &r100_get_vblank_counter, |
.wait_for_vblank = &r100_wait_for_vblank, |
// .set_backlight_level = &atombios_set_backlight_level, |
// .get_backlight_level = &atombios_get_backlight_level, |
.set_backlight_level = &atombios_set_backlight_level, |
.get_backlight_level = &atombios_get_backlight_level, |
}, |
.copy = { |
.blit = &r100_copy_blit, |
522,29 → 508,28 |
.clear_reg = r100_clear_surface_reg, |
}, |
.hpd = { |
// .init = &r100_hpd_init, |
// .fini = &r100_hpd_fini, |
// .sense = &r100_hpd_sense, |
// .set_polarity = &r100_hpd_set_polarity, |
.init = &r100_hpd_init, |
.fini = &r100_hpd_fini, |
.sense = &r100_hpd_sense, |
.set_polarity = &r100_hpd_set_polarity, |
}, |
.pm = { |
// .misc = &r100_pm_misc, |
// .prepare = &r100_pm_prepare, |
// .finish = &r100_pm_finish, |
// .init_profile = &r420_pm_init_profile, |
// .get_dynpm_state = &r100_pm_get_dynpm_state, |
// .get_engine_clock = &radeon_atom_get_engine_clock, |
// .set_engine_clock = &radeon_atom_set_engine_clock, |
// .get_memory_clock = &radeon_atom_get_memory_clock, |
// .set_memory_clock = &radeon_atom_set_memory_clock, |
// .get_pcie_lanes = &rv370_get_pcie_lanes, |
// .set_pcie_lanes = &rv370_set_pcie_lanes, |
// .set_clock_gating = &radeon_atom_set_clock_gating, |
.misc = &r100_pm_misc, |
.prepare = &r100_pm_prepare, |
.finish = &r100_pm_finish, |
.init_profile = &r420_pm_init_profile, |
.get_dynpm_state = &r100_pm_get_dynpm_state, |
.get_engine_clock = &radeon_atom_get_engine_clock, |
.set_engine_clock = &radeon_atom_set_engine_clock, |
.get_memory_clock = &radeon_atom_get_memory_clock, |
.set_memory_clock = &radeon_atom_set_memory_clock, |
.get_pcie_lanes = &rv370_get_pcie_lanes, |
.set_pcie_lanes = &rv370_set_pcie_lanes, |
.set_clock_gating = &radeon_atom_set_clock_gating, |
}, |
.pflip = { |
// .pre_page_flip = &r100_pre_page_flip, |
// .page_flip = &r100_page_flip, |
// .post_page_flip = &r100_post_page_flip, |
}, |
}; |
|
555,7 → 540,7 |
// .resume = &rs400_resume, |
// .vga_set_state = &r100_vga_set_state, |
.asic_reset = &r300_asic_reset, |
.ioctl_wait_idle = NULL, |
.mmio_hdp_flush = NULL, |
.gui_idle = &r100_gui_idle, |
.mc_wait_for_idle = &rs400_mc_wait_for_idle, |
.gart = { |
563,16 → 548,7 |
.set_page = &rs400_gart_set_page, |
}, |
.ring = { |
[RADEON_RING_TYPE_GFX_INDEX] = { |
.ib_execute = &r100_ring_ib_execute, |
.emit_fence = &r300_fence_ring_emit, |
.emit_semaphore = &r100_semaphore_ring_emit, |
// .cs_parse = &r300_cs_parse, |
.ring_start = &r300_ring_start, |
.ring_test = &r100_ring_test, |
.ib_test = &r100_ib_test, |
.is_lockup = &r100_gpu_is_lockup, |
} |
[RADEON_RING_TYPE_GFX_INDEX] = &r300_gfx_ring |
}, |
.irq = { |
.set = &r100_irq_set, |
582,8 → 558,8 |
.bandwidth_update = &r100_bandwidth_update, |
.get_vblank_counter = &r100_get_vblank_counter, |
.wait_for_vblank = &r100_wait_for_vblank, |
// .set_backlight_level = &radeon_legacy_set_backlight_level, |
// .get_backlight_level = &radeon_legacy_get_backlight_level, |
.set_backlight_level = &radeon_legacy_set_backlight_level, |
.get_backlight_level = &radeon_legacy_get_backlight_level, |
}, |
.copy = { |
.blit = &r100_copy_blit, |
598,29 → 574,28 |
.clear_reg = r100_clear_surface_reg, |
}, |
.hpd = { |
// .init = &r100_hpd_init, |
// .fini = &r100_hpd_fini, |
// .sense = &r100_hpd_sense, |
// .set_polarity = &r100_hpd_set_polarity, |
.init = &r100_hpd_init, |
.fini = &r100_hpd_fini, |
.sense = &r100_hpd_sense, |
.set_polarity = &r100_hpd_set_polarity, |
}, |
.pm = { |
// .misc = &r100_pm_misc, |
// .prepare = &r100_pm_prepare, |
// .finish = &r100_pm_finish, |
// .init_profile = &r100_pm_init_profile, |
// .get_dynpm_state = &r100_pm_get_dynpm_state, |
// .get_engine_clock = &radeon_legacy_get_engine_clock, |
// .set_engine_clock = &radeon_legacy_set_engine_clock, |
// .get_memory_clock = &radeon_legacy_get_memory_clock, |
// .set_memory_clock = NULL, |
// .get_pcie_lanes = NULL, |
// .set_pcie_lanes = NULL, |
// .set_clock_gating = &radeon_legacy_set_clock_gating, |
.misc = &r100_pm_misc, |
.prepare = &r100_pm_prepare, |
.finish = &r100_pm_finish, |
.init_profile = &r100_pm_init_profile, |
.get_dynpm_state = &r100_pm_get_dynpm_state, |
.get_engine_clock = &radeon_legacy_get_engine_clock, |
.set_engine_clock = &radeon_legacy_set_engine_clock, |
.get_memory_clock = &radeon_legacy_get_memory_clock, |
.set_memory_clock = NULL, |
.get_pcie_lanes = NULL, |
.set_pcie_lanes = NULL, |
.set_clock_gating = &radeon_legacy_set_clock_gating, |
}, |
.pflip = { |
// .pre_page_flip = &r100_pre_page_flip, |
// .page_flip = &r100_page_flip, |
// .post_page_flip = &r100_post_page_flip, |
}, |
}; |
|
631,7 → 606,7 |
// .resume = &rs600_resume, |
// .vga_set_state = &r100_vga_set_state, |
.asic_reset = &rs600_asic_reset, |
.ioctl_wait_idle = NULL, |
.mmio_hdp_flush = NULL, |
.gui_idle = &r100_gui_idle, |
.mc_wait_for_idle = &rs600_mc_wait_for_idle, |
.gart = { |
639,16 → 614,7 |
.set_page = &rs600_gart_set_page, |
}, |
.ring = { |
[RADEON_RING_TYPE_GFX_INDEX] = { |
.ib_execute = &r100_ring_ib_execute, |
.emit_fence = &r300_fence_ring_emit, |
.emit_semaphore = &r100_semaphore_ring_emit, |
// .cs_parse = &r300_cs_parse, |
.ring_start = &r300_ring_start, |
.ring_test = &r100_ring_test, |
.ib_test = &r100_ib_test, |
.is_lockup = &r100_gpu_is_lockup, |
} |
[RADEON_RING_TYPE_GFX_INDEX] = &r300_gfx_ring |
}, |
.irq = { |
.set = &rs600_irq_set, |
658,8 → 624,10 |
.bandwidth_update = &rs600_bandwidth_update, |
.get_vblank_counter = &rs600_get_vblank_counter, |
.wait_for_vblank = &avivo_wait_for_vblank, |
// .set_backlight_level = &atombios_set_backlight_level, |
// .get_backlight_level = &atombios_get_backlight_level, |
.set_backlight_level = &atombios_set_backlight_level, |
.get_backlight_level = &atombios_get_backlight_level, |
.hdmi_enable = &r600_hdmi_enable, |
.hdmi_setmode = &r600_hdmi_setmode, |
}, |
.copy = { |
.blit = &r100_copy_blit, |
674,29 → 642,28 |
.clear_reg = r100_clear_surface_reg, |
}, |
.hpd = { |
// .init = &rs600_hpd_init, |
// .fini = &rs600_hpd_fini, |
// .sense = &rs600_hpd_sense, |
// .set_polarity = &rs600_hpd_set_polarity, |
.init = &rs600_hpd_init, |
.fini = &rs600_hpd_fini, |
.sense = &rs600_hpd_sense, |
.set_polarity = &rs600_hpd_set_polarity, |
}, |
.pm = { |
// .misc = &rs600_pm_misc, |
// .prepare = &rs600_pm_prepare, |
// .finish = &rs600_pm_finish, |
// .init_profile = &r420_pm_init_profile, |
// .get_dynpm_state = &r100_pm_get_dynpm_state, |
// .get_engine_clock = &radeon_atom_get_engine_clock, |
// .set_engine_clock = &radeon_atom_set_engine_clock, |
// .get_memory_clock = &radeon_atom_get_memory_clock, |
// .set_memory_clock = &radeon_atom_set_memory_clock, |
.misc = &rs600_pm_misc, |
.prepare = &rs600_pm_prepare, |
.finish = &rs600_pm_finish, |
.init_profile = &r420_pm_init_profile, |
.get_dynpm_state = &r100_pm_get_dynpm_state, |
.get_engine_clock = &radeon_atom_get_engine_clock, |
.set_engine_clock = &radeon_atom_set_engine_clock, |
.get_memory_clock = &radeon_atom_get_memory_clock, |
.set_memory_clock = &radeon_atom_set_memory_clock, |
.get_pcie_lanes = NULL, |
.set_pcie_lanes = NULL, |
// .set_clock_gating = &radeon_atom_set_clock_gating, |
.set_clock_gating = &radeon_atom_set_clock_gating, |
}, |
.pflip = { |
// .pre_page_flip = &rs600_pre_page_flip, |
// .page_flip = &rs600_page_flip, |
// .post_page_flip = &rs600_post_page_flip, |
}, |
}; |
|
707,7 → 674,7 |
// .resume = &rs690_resume, |
// .vga_set_state = &r100_vga_set_state, |
.asic_reset = &rs600_asic_reset, |
.ioctl_wait_idle = NULL, |
.mmio_hdp_flush = NULL, |
.gui_idle = &r100_gui_idle, |
.mc_wait_for_idle = &rs690_mc_wait_for_idle, |
.gart = { |
715,16 → 682,7 |
.set_page = &rs400_gart_set_page, |
}, |
.ring = { |
[RADEON_RING_TYPE_GFX_INDEX] = { |
.ib_execute = &r100_ring_ib_execute, |
.emit_fence = &r300_fence_ring_emit, |
.emit_semaphore = &r100_semaphore_ring_emit, |
// .cs_parse = &r300_cs_parse, |
.ring_start = &r300_ring_start, |
.ring_test = &r100_ring_test, |
.ib_test = &r100_ib_test, |
.is_lockup = &r100_gpu_is_lockup, |
} |
[RADEON_RING_TYPE_GFX_INDEX] = &r300_gfx_ring |
}, |
.irq = { |
.set = &rs600_irq_set, |
734,8 → 692,10 |
.get_vblank_counter = &rs600_get_vblank_counter, |
.bandwidth_update = &rs690_bandwidth_update, |
.wait_for_vblank = &avivo_wait_for_vblank, |
// .set_backlight_level = &atombios_set_backlight_level, |
// .get_backlight_level = &atombios_get_backlight_level, |
.set_backlight_level = &atombios_set_backlight_level, |
.get_backlight_level = &atombios_get_backlight_level, |
.hdmi_enable = &r600_hdmi_enable, |
.hdmi_setmode = &r600_hdmi_setmode, |
}, |
.copy = { |
.blit = &r100_copy_blit, |
750,29 → 710,28 |
.clear_reg = r100_clear_surface_reg, |
}, |
.hpd = { |
// .init = &rs600_hpd_init, |
// .fini = &rs600_hpd_fini, |
.init = &rs600_hpd_init, |
.fini = &rs600_hpd_fini, |
.sense = &rs600_hpd_sense, |
.set_polarity = &rs600_hpd_set_polarity, |
}, |
.pm = { |
// .misc = &rs600_pm_misc, |
// .prepare = &rs600_pm_prepare, |
// .finish = &rs600_pm_finish, |
// .init_profile = &r420_pm_init_profile, |
// .get_dynpm_state = &r100_pm_get_dynpm_state, |
// .get_engine_clock = &radeon_atom_get_engine_clock, |
// .set_engine_clock = &radeon_atom_set_engine_clock, |
// .get_memory_clock = &radeon_atom_get_memory_clock, |
// .set_memory_clock = &radeon_atom_set_memory_clock, |
.misc = &rs600_pm_misc, |
.prepare = &rs600_pm_prepare, |
.finish = &rs600_pm_finish, |
.init_profile = &r420_pm_init_profile, |
.get_dynpm_state = &r100_pm_get_dynpm_state, |
.get_engine_clock = &radeon_atom_get_engine_clock, |
.set_engine_clock = &radeon_atom_set_engine_clock, |
.get_memory_clock = &radeon_atom_get_memory_clock, |
.set_memory_clock = &radeon_atom_set_memory_clock, |
.get_pcie_lanes = NULL, |
.set_pcie_lanes = NULL, |
// .set_clock_gating = &radeon_atom_set_clock_gating, |
.set_clock_gating = &radeon_atom_set_clock_gating, |
}, |
.pflip = { |
// .pre_page_flip = &rs600_pre_page_flip, |
// .page_flip = &rs600_page_flip, |
// .post_page_flip = &rs600_post_page_flip, |
}, |
}; |
|
783,7 → 742,7 |
// .resume = &rv515_resume, |
// .vga_set_state = &r100_vga_set_state, |
.asic_reset = &rs600_asic_reset, |
.ioctl_wait_idle = NULL, |
.mmio_hdp_flush = NULL, |
.gui_idle = &r100_gui_idle, |
.mc_wait_for_idle = &rv515_mc_wait_for_idle, |
.gart = { |
791,16 → 750,7 |
.set_page = &rv370_pcie_gart_set_page, |
}, |
.ring = { |
[RADEON_RING_TYPE_GFX_INDEX] = { |
.ib_execute = &r100_ring_ib_execute, |
.emit_fence = &r300_fence_ring_emit, |
.emit_semaphore = &r100_semaphore_ring_emit, |
// .cs_parse = &r300_cs_parse, |
.ring_start = &rv515_ring_start, |
.ring_test = &r100_ring_test, |
.ib_test = &r100_ib_test, |
.is_lockup = &r100_gpu_is_lockup, |
} |
[RADEON_RING_TYPE_GFX_INDEX] = &r300_gfx_ring |
}, |
.irq = { |
.set = &rs600_irq_set, |
810,8 → 760,8 |
.get_vblank_counter = &rs600_get_vblank_counter, |
.bandwidth_update = &rv515_bandwidth_update, |
.wait_for_vblank = &avivo_wait_for_vblank, |
// .set_backlight_level = &atombios_set_backlight_level, |
// .get_backlight_level = &atombios_get_backlight_level, |
.set_backlight_level = &atombios_set_backlight_level, |
.get_backlight_level = &atombios_get_backlight_level, |
}, |
.copy = { |
.blit = &r100_copy_blit, |
826,29 → 776,28 |
.clear_reg = r100_clear_surface_reg, |
}, |
.hpd = { |
// .init = &rs600_hpd_init, |
// .fini = &rs600_hpd_fini, |
// .sense = &rs600_hpd_sense, |
// .set_polarity = &rs600_hpd_set_polarity, |
.init = &rs600_hpd_init, |
.fini = &rs600_hpd_fini, |
.sense = &rs600_hpd_sense, |
.set_polarity = &rs600_hpd_set_polarity, |
}, |
.pm = { |
// .misc = &rs600_pm_misc, |
// .prepare = &rs600_pm_prepare, |
// .finish = &rs600_pm_finish, |
// .init_profile = &r420_pm_init_profile, |
// .get_dynpm_state = &r100_pm_get_dynpm_state, |
// .get_engine_clock = &radeon_atom_get_engine_clock, |
// .set_engine_clock = &radeon_atom_set_engine_clock, |
// .get_memory_clock = &radeon_atom_get_memory_clock, |
// .set_memory_clock = &radeon_atom_set_memory_clock, |
// .get_pcie_lanes = &rv370_get_pcie_lanes, |
// .set_pcie_lanes = &rv370_set_pcie_lanes, |
// .set_clock_gating = &radeon_atom_set_clock_gating, |
.misc = &rs600_pm_misc, |
.prepare = &rs600_pm_prepare, |
.finish = &rs600_pm_finish, |
.init_profile = &r420_pm_init_profile, |
.get_dynpm_state = &r100_pm_get_dynpm_state, |
.get_engine_clock = &radeon_atom_get_engine_clock, |
.set_engine_clock = &radeon_atom_set_engine_clock, |
.get_memory_clock = &radeon_atom_get_memory_clock, |
.set_memory_clock = &radeon_atom_set_memory_clock, |
.get_pcie_lanes = &rv370_get_pcie_lanes, |
.set_pcie_lanes = &rv370_set_pcie_lanes, |
.set_clock_gating = &radeon_atom_set_clock_gating, |
}, |
.pflip = { |
// .pre_page_flip = &rs600_pre_page_flip, |
// .page_flip = &rs600_page_flip, |
// .post_page_flip = &rs600_post_page_flip, |
}, |
}; |
|
859,7 → 808,7 |
// .resume = &r520_resume, |
// .vga_set_state = &r100_vga_set_state, |
.asic_reset = &rs600_asic_reset, |
.ioctl_wait_idle = NULL, |
.mmio_hdp_flush = NULL, |
.gui_idle = &r100_gui_idle, |
.mc_wait_for_idle = &r520_mc_wait_for_idle, |
.gart = { |
867,16 → 816,7 |
.set_page = &rv370_pcie_gart_set_page, |
}, |
.ring = { |
[RADEON_RING_TYPE_GFX_INDEX] = { |
.ib_execute = &r100_ring_ib_execute, |
.emit_fence = &r300_fence_ring_emit, |
.emit_semaphore = &r100_semaphore_ring_emit, |
// .cs_parse = &r300_cs_parse, |
.ring_start = &rv515_ring_start, |
.ring_test = &r100_ring_test, |
.ib_test = &r100_ib_test, |
.is_lockup = &r100_gpu_is_lockup, |
} |
[RADEON_RING_TYPE_GFX_INDEX] = &r300_gfx_ring |
}, |
.irq = { |
.set = &rs600_irq_set, |
886,8 → 826,8 |
.bandwidth_update = &rv515_bandwidth_update, |
.get_vblank_counter = &rs600_get_vblank_counter, |
.wait_for_vblank = &avivo_wait_for_vblank, |
// .set_backlight_level = &atombios_set_backlight_level, |
// .get_backlight_level = &atombios_get_backlight_level, |
.set_backlight_level = &atombios_set_backlight_level, |
.get_backlight_level = &atombios_get_backlight_level, |
}, |
.copy = { |
.blit = &r100_copy_blit, |
902,32 → 842,57 |
.clear_reg = r100_clear_surface_reg, |
}, |
.hpd = { |
// .init = &rs600_hpd_init, |
// .fini = &rs600_hpd_fini, |
// .sense = &rs600_hpd_sense, |
// .set_polarity = &rs600_hpd_set_polarity, |
.init = &rs600_hpd_init, |
.fini = &rs600_hpd_fini, |
.sense = &rs600_hpd_sense, |
.set_polarity = &rs600_hpd_set_polarity, |
}, |
.pm = { |
// .misc = &rs600_pm_misc, |
// .prepare = &rs600_pm_prepare, |
// .finish = &rs600_pm_finish, |
// .init_profile = &r420_pm_init_profile, |
// .get_dynpm_state = &r100_pm_get_dynpm_state, |
// .get_engine_clock = &radeon_atom_get_engine_clock, |
// .set_engine_clock = &radeon_atom_set_engine_clock, |
// .get_memory_clock = &radeon_atom_get_memory_clock, |
// .set_memory_clock = &radeon_atom_set_memory_clock, |
// .get_pcie_lanes = &rv370_get_pcie_lanes, |
// .set_pcie_lanes = &rv370_set_pcie_lanes, |
// .set_clock_gating = &radeon_atom_set_clock_gating, |
.misc = &rs600_pm_misc, |
.prepare = &rs600_pm_prepare, |
.finish = &rs600_pm_finish, |
.init_profile = &r420_pm_init_profile, |
.get_dynpm_state = &r100_pm_get_dynpm_state, |
.get_engine_clock = &radeon_atom_get_engine_clock, |
.set_engine_clock = &radeon_atom_set_engine_clock, |
.get_memory_clock = &radeon_atom_get_memory_clock, |
.set_memory_clock = &radeon_atom_set_memory_clock, |
.get_pcie_lanes = &rv370_get_pcie_lanes, |
.set_pcie_lanes = &rv370_set_pcie_lanes, |
.set_clock_gating = &radeon_atom_set_clock_gating, |
}, |
.pflip = { |
// .pre_page_flip = &rs600_pre_page_flip, |
// .page_flip = &rs600_page_flip, |
// .post_page_flip = &rs600_post_page_flip, |
}, |
}; |
|
static struct radeon_asic_ring r600_gfx_ring = { |
.ib_execute = &r600_ring_ib_execute, |
.emit_fence = &r600_fence_ring_emit, |
.emit_semaphore = &r600_semaphore_ring_emit, |
.cs_parse = &r600_cs_parse, |
.ring_test = &r600_ring_test, |
.ib_test = &r600_ib_test, |
.is_lockup = &r600_gfx_is_lockup, |
.get_rptr = &r600_gfx_get_rptr, |
.get_wptr = &r600_gfx_get_wptr, |
.set_wptr = &r600_gfx_set_wptr, |
}; |
|
static struct radeon_asic_ring r600_dma_ring = { |
.ib_execute = &r600_dma_ring_ib_execute, |
.emit_fence = &r600_dma_fence_ring_emit, |
.emit_semaphore = &r600_dma_semaphore_ring_emit, |
.cs_parse = &r600_dma_cs_parse, |
.ring_test = &r600_dma_ring_test, |
.ib_test = &r600_dma_ib_test, |
.is_lockup = &r600_dma_is_lockup, |
.get_rptr = &r600_dma_get_rptr, |
.get_wptr = &r600_dma_get_wptr, |
.set_wptr = &r600_dma_set_wptr, |
}; |
|
static struct radeon_asic r600_asic = { |
.init = &r600_init, |
// .fini = &r600_fini, |
935,7 → 900,7 |
// .resume = &r600_resume, |
// .vga_set_state = &r600_vga_set_state, |
.asic_reset = &r600_asic_reset, |
// .ioctl_wait_idle = r600_ioctl_wait_idle, |
.mmio_hdp_flush = r600_mmio_hdp_flush, |
.gui_idle = &r600_gui_idle, |
.mc_wait_for_idle = &r600_mc_wait_for_idle, |
.get_xclk = &r600_get_xclk, |
945,25 → 910,81 |
.set_page = &rs600_gart_set_page, |
}, |
.ring = { |
[RADEON_RING_TYPE_GFX_INDEX] = { |
.ib_execute = &r600_ring_ib_execute, |
.emit_fence = &r600_fence_ring_emit, |
.emit_semaphore = &r600_semaphore_ring_emit, |
// .cs_parse = &r600_cs_parse, |
.ring_test = &r600_ring_test, |
.ib_test = &r600_ib_test, |
.is_lockup = &r600_gfx_is_lockup, |
[RADEON_RING_TYPE_GFX_INDEX] = &r600_gfx_ring, |
[R600_RING_TYPE_DMA_INDEX] = &r600_dma_ring, |
}, |
[R600_RING_TYPE_DMA_INDEX] = { |
.ib_execute = &r600_dma_ring_ib_execute, |
.emit_fence = &r600_dma_fence_ring_emit, |
.emit_semaphore = &r600_dma_semaphore_ring_emit, |
// .cs_parse = &r600_dma_cs_parse, |
.ring_test = &r600_dma_ring_test, |
.ib_test = &r600_dma_ib_test, |
.is_lockup = &r600_dma_is_lockup, |
} |
.irq = { |
.set = &r600_irq_set, |
.process = &r600_irq_process, |
}, |
.display = { |
.bandwidth_update = &rv515_bandwidth_update, |
.get_vblank_counter = &rs600_get_vblank_counter, |
.wait_for_vblank = &avivo_wait_for_vblank, |
.set_backlight_level = &atombios_set_backlight_level, |
.get_backlight_level = &atombios_get_backlight_level, |
.hdmi_enable = &r600_hdmi_enable, |
.hdmi_setmode = &r600_hdmi_setmode, |
}, |
.copy = { |
.blit = &r600_copy_cpdma, |
.blit_ring_index = RADEON_RING_TYPE_GFX_INDEX, |
.dma = &r600_copy_dma, |
.dma_ring_index = R600_RING_TYPE_DMA_INDEX, |
.copy = &r600_copy_cpdma, |
.copy_ring_index = RADEON_RING_TYPE_GFX_INDEX, |
}, |
.surface = { |
.set_reg = r600_set_surface_reg, |
.clear_reg = r600_clear_surface_reg, |
}, |
.hpd = { |
.init = &r600_hpd_init, |
.fini = &r600_hpd_fini, |
.sense = &r600_hpd_sense, |
.set_polarity = &r600_hpd_set_polarity, |
}, |
.pm = { |
.misc = &r600_pm_misc, |
.prepare = &rs600_pm_prepare, |
.finish = &rs600_pm_finish, |
.init_profile = &r600_pm_init_profile, |
.get_dynpm_state = &r600_pm_get_dynpm_state, |
.get_engine_clock = &radeon_atom_get_engine_clock, |
.set_engine_clock = &radeon_atom_set_engine_clock, |
.get_memory_clock = &radeon_atom_get_memory_clock, |
.set_memory_clock = &radeon_atom_set_memory_clock, |
.get_pcie_lanes = &r600_get_pcie_lanes, |
.set_pcie_lanes = &r600_set_pcie_lanes, |
.set_clock_gating = NULL, |
.get_temperature = &rv6xx_get_temp, |
}, |
.pflip = { |
// .pre_page_flip = &rs600_pre_page_flip, |
// .page_flip = &rs600_page_flip, |
}, |
}; |
|
static struct radeon_asic rv6xx_asic = { |
.init = &r600_init, |
// .fini = &r600_fini, |
// .suspend = &r600_suspend, |
// .resume = &r600_resume, |
// .vga_set_state = &r600_vga_set_state, |
.asic_reset = &r600_asic_reset, |
.mmio_hdp_flush = r600_mmio_hdp_flush, |
.gui_idle = &r600_gui_idle, |
.mc_wait_for_idle = &r600_mc_wait_for_idle, |
.get_xclk = &r600_get_xclk, |
.get_gpu_clock_counter = &r600_get_gpu_clock_counter, |
.gart = { |
.tlb_flush = &r600_pcie_gart_tlb_flush, |
.set_page = &rs600_gart_set_page, |
}, |
.ring = { |
[RADEON_RING_TYPE_GFX_INDEX] = &r600_gfx_ring, |
[R600_RING_TYPE_DMA_INDEX] = &r600_dma_ring, |
}, |
.irq = { |
.set = &r600_irq_set, |
.process = &r600_irq_process, |
972,16 → 993,18 |
.bandwidth_update = &rv515_bandwidth_update, |
.get_vblank_counter = &rs600_get_vblank_counter, |
.wait_for_vblank = &avivo_wait_for_vblank, |
// .set_backlight_level = &atombios_set_backlight_level, |
// .get_backlight_level = &atombios_get_backlight_level, |
.set_backlight_level = &atombios_set_backlight_level, |
.get_backlight_level = &atombios_get_backlight_level, |
.hdmi_enable = &r600_hdmi_enable, |
.hdmi_setmode = &r600_hdmi_setmode, |
}, |
.copy = { |
.blit = &r600_copy_blit, |
.blit = &r600_copy_cpdma, |
.blit_ring_index = RADEON_RING_TYPE_GFX_INDEX, |
.dma = &r600_copy_dma, |
.dma_ring_index = R600_RING_TYPE_DMA_INDEX, |
.copy = &r600_copy_dma, |
.copy_ring_index = R600_RING_TYPE_DMA_INDEX, |
.copy = &r600_copy_cpdma, |
.copy_ring_index = RADEON_RING_TYPE_GFX_INDEX, |
}, |
.surface = { |
.set_reg = r600_set_surface_reg, |
988,29 → 1011,47 |
.clear_reg = r600_clear_surface_reg, |
}, |
.hpd = { |
// .init = &r600_hpd_init, |
// .fini = &r600_hpd_fini, |
// .sense = &r600_hpd_sense, |
// .set_polarity = &r600_hpd_set_polarity, |
.init = &r600_hpd_init, |
.fini = &r600_hpd_fini, |
.sense = &r600_hpd_sense, |
.set_polarity = &r600_hpd_set_polarity, |
}, |
.pm = { |
// .misc = &r600_pm_misc, |
// .prepare = &rs600_pm_prepare, |
// .finish = &rs600_pm_finish, |
// .init_profile = &r600_pm_init_profile, |
// .get_dynpm_state = &r600_pm_get_dynpm_state, |
// .get_engine_clock = &radeon_atom_get_engine_clock, |
// .set_engine_clock = &radeon_atom_set_engine_clock, |
// .get_memory_clock = &radeon_atom_get_memory_clock, |
// .set_memory_clock = &radeon_atom_set_memory_clock, |
// .get_pcie_lanes = &r600_get_pcie_lanes, |
// .set_pcie_lanes = &r600_set_pcie_lanes, |
.misc = &r600_pm_misc, |
.prepare = &rs600_pm_prepare, |
.finish = &rs600_pm_finish, |
.init_profile = &r600_pm_init_profile, |
.get_dynpm_state = &r600_pm_get_dynpm_state, |
.get_engine_clock = &radeon_atom_get_engine_clock, |
.set_engine_clock = &radeon_atom_set_engine_clock, |
.get_memory_clock = &radeon_atom_get_memory_clock, |
.set_memory_clock = &radeon_atom_set_memory_clock, |
.get_pcie_lanes = &r600_get_pcie_lanes, |
.set_pcie_lanes = &r600_set_pcie_lanes, |
.set_clock_gating = NULL, |
.get_temperature = &rv6xx_get_temp, |
.set_uvd_clocks = &r600_set_uvd_clocks, |
}, |
.dpm = { |
.init = &rv6xx_dpm_init, |
.setup_asic = &rv6xx_setup_asic, |
.enable = &rv6xx_dpm_enable, |
.late_enable = &r600_dpm_late_enable, |
.disable = &rv6xx_dpm_disable, |
.pre_set_power_state = &r600_dpm_pre_set_power_state, |
.set_power_state = &rv6xx_dpm_set_power_state, |
.post_set_power_state = &r600_dpm_post_set_power_state, |
.display_configuration_changed = &rv6xx_dpm_display_configuration_changed, |
.fini = &rv6xx_dpm_fini, |
.get_sclk = &rv6xx_dpm_get_sclk, |
.get_mclk = &rv6xx_dpm_get_mclk, |
.print_power_state = &rv6xx_dpm_print_power_state, |
.debugfs_print_current_performance_level = &rv6xx_dpm_debugfs_print_current_performance_level, |
.force_performance_level = &rv6xx_dpm_force_performance_level, |
}, |
.pflip = { |
// .pre_page_flip = &rs600_pre_page_flip, |
// .page_flip = &rs600_page_flip, |
// .post_page_flip = &rs600_post_page_flip, |
}, |
}; |
|
1021,7 → 1062,7 |
// .resume = &r600_resume, |
// .vga_set_state = &r600_vga_set_state, |
.asic_reset = &r600_asic_reset, |
// .ioctl_wait_idle = r600_ioctl_wait_idle, |
.mmio_hdp_flush = r600_mmio_hdp_flush, |
.gui_idle = &r600_gui_idle, |
.mc_wait_for_idle = &r600_mc_wait_for_idle, |
.get_xclk = &r600_get_xclk, |
1031,25 → 1072,9 |
.set_page = &rs600_gart_set_page, |
}, |
.ring = { |
[RADEON_RING_TYPE_GFX_INDEX] = { |
.ib_execute = &r600_ring_ib_execute, |
.emit_fence = &r600_fence_ring_emit, |
.emit_semaphore = &r600_semaphore_ring_emit, |
// .cs_parse = &r600_cs_parse, |
.ring_test = &r600_ring_test, |
.ib_test = &r600_ib_test, |
.is_lockup = &r600_gfx_is_lockup, |
[RADEON_RING_TYPE_GFX_INDEX] = &r600_gfx_ring, |
[R600_RING_TYPE_DMA_INDEX] = &r600_dma_ring, |
}, |
[R600_RING_TYPE_DMA_INDEX] = { |
.ib_execute = &r600_dma_ring_ib_execute, |
.emit_fence = &r600_dma_fence_ring_emit, |
.emit_semaphore = &r600_dma_semaphore_ring_emit, |
// .cs_parse = &r600_dma_cs_parse, |
.ring_test = &r600_dma_ring_test, |
.ib_test = &r600_dma_ib_test, |
.is_lockup = &r600_dma_is_lockup, |
} |
}, |
.irq = { |
.set = &r600_irq_set, |
.process = &r600_irq_process, |
1058,16 → 1083,18 |
.bandwidth_update = &rs690_bandwidth_update, |
.get_vblank_counter = &rs600_get_vblank_counter, |
.wait_for_vblank = &avivo_wait_for_vblank, |
// .set_backlight_level = &atombios_set_backlight_level, |
// .get_backlight_level = &atombios_get_backlight_level, |
.set_backlight_level = &atombios_set_backlight_level, |
.get_backlight_level = &atombios_get_backlight_level, |
.hdmi_enable = &r600_hdmi_enable, |
.hdmi_setmode = &r600_hdmi_setmode, |
}, |
.copy = { |
.blit = &r600_copy_blit, |
.blit = &r600_copy_cpdma, |
.blit_ring_index = RADEON_RING_TYPE_GFX_INDEX, |
.dma = &r600_copy_dma, |
.dma_ring_index = R600_RING_TYPE_DMA_INDEX, |
.copy = &r600_copy_dma, |
.copy_ring_index = R600_RING_TYPE_DMA_INDEX, |
.copy = &r600_copy_cpdma, |
.copy_ring_index = RADEON_RING_TYPE_GFX_INDEX, |
}, |
.surface = { |
.set_reg = r600_set_surface_reg, |
1074,32 → 1101,63 |
.clear_reg = r600_clear_surface_reg, |
}, |
.hpd = { |
// .init = &r600_hpd_init, |
// .fini = &r600_hpd_fini, |
// .sense = &r600_hpd_sense, |
// .set_polarity = &r600_hpd_set_polarity, |
.init = &r600_hpd_init, |
.fini = &r600_hpd_fini, |
.sense = &r600_hpd_sense, |
.set_polarity = &r600_hpd_set_polarity, |
}, |
.pm = { |
// .misc = &r600_pm_misc, |
// .prepare = &rs600_pm_prepare, |
// .finish = &rs600_pm_finish, |
// .init_profile = &rs780_pm_init_profile, |
// .get_dynpm_state = &r600_pm_get_dynpm_state, |
// .get_engine_clock = &radeon_atom_get_engine_clock, |
// .set_engine_clock = &radeon_atom_set_engine_clock, |
.misc = &r600_pm_misc, |
.prepare = &rs600_pm_prepare, |
.finish = &rs600_pm_finish, |
.init_profile = &rs780_pm_init_profile, |
.get_dynpm_state = &r600_pm_get_dynpm_state, |
.get_engine_clock = &radeon_atom_get_engine_clock, |
.set_engine_clock = &radeon_atom_set_engine_clock, |
.get_memory_clock = NULL, |
.set_memory_clock = NULL, |
.get_pcie_lanes = NULL, |
.set_pcie_lanes = NULL, |
.set_clock_gating = NULL, |
.get_temperature = &rv6xx_get_temp, |
.set_uvd_clocks = &r600_set_uvd_clocks, |
}, |
.dpm = { |
.init = &rs780_dpm_init, |
.setup_asic = &rs780_dpm_setup_asic, |
.enable = &rs780_dpm_enable, |
.late_enable = &r600_dpm_late_enable, |
.disable = &rs780_dpm_disable, |
.pre_set_power_state = &r600_dpm_pre_set_power_state, |
.set_power_state = &rs780_dpm_set_power_state, |
.post_set_power_state = &r600_dpm_post_set_power_state, |
.display_configuration_changed = &rs780_dpm_display_configuration_changed, |
.fini = &rs780_dpm_fini, |
.get_sclk = &rs780_dpm_get_sclk, |
.get_mclk = &rs780_dpm_get_mclk, |
.print_power_state = &rs780_dpm_print_power_state, |
.debugfs_print_current_performance_level = &rs780_dpm_debugfs_print_current_performance_level, |
.force_performance_level = &rs780_dpm_force_performance_level, |
}, |
.pflip = { |
// .pre_page_flip = &rs600_pre_page_flip, |
// .page_flip = &rs600_page_flip, |
// .post_page_flip = &rs600_post_page_flip, |
}, |
}; |
|
static struct radeon_asic_ring rv770_uvd_ring = { |
.ib_execute = &uvd_v1_0_ib_execute, |
.emit_fence = &uvd_v2_2_fence_emit, |
.emit_semaphore = &uvd_v1_0_semaphore_emit, |
.cs_parse = &radeon_uvd_cs_parse, |
.ring_test = &uvd_v1_0_ring_test, |
.ib_test = &uvd_v1_0_ib_test, |
.is_lockup = &radeon_ring_test_lockup, |
.get_rptr = &uvd_v1_0_get_rptr, |
.get_wptr = &uvd_v1_0_get_wptr, |
.set_wptr = &uvd_v1_0_set_wptr, |
}; |
|
static struct radeon_asic rv770_asic = { |
.init = &rv770_init, |
// .fini = &rv770_fini, |
1107,7 → 1165,7 |
// .resume = &rv770_resume, |
.asic_reset = &r600_asic_reset, |
// .vga_set_state = &r600_vga_set_state, |
// .ioctl_wait_idle = r600_ioctl_wait_idle, |
.mmio_hdp_flush = r600_mmio_hdp_flush, |
.gui_idle = &r600_gui_idle, |
.mc_wait_for_idle = &r600_mc_wait_for_idle, |
.get_xclk = &rv770_get_xclk, |
1117,34 → 1175,10 |
.set_page = &rs600_gart_set_page, |
}, |
.ring = { |
[RADEON_RING_TYPE_GFX_INDEX] = { |
.ib_execute = &r600_ring_ib_execute, |
.emit_fence = &r600_fence_ring_emit, |
.emit_semaphore = &r600_semaphore_ring_emit, |
// .cs_parse = &r600_cs_parse, |
.ring_test = &r600_ring_test, |
.ib_test = &r600_ib_test, |
.is_lockup = &r600_gfx_is_lockup, |
[RADEON_RING_TYPE_GFX_INDEX] = &r600_gfx_ring, |
[R600_RING_TYPE_DMA_INDEX] = &r600_dma_ring, |
[R600_RING_TYPE_UVD_INDEX] = &rv770_uvd_ring, |
}, |
[R600_RING_TYPE_DMA_INDEX] = { |
.ib_execute = &r600_dma_ring_ib_execute, |
.emit_fence = &r600_dma_fence_ring_emit, |
.emit_semaphore = &r600_dma_semaphore_ring_emit, |
// .cs_parse = &r600_dma_cs_parse, |
.ring_test = &r600_dma_ring_test, |
.ib_test = &r600_dma_ib_test, |
.is_lockup = &r600_dma_is_lockup, |
}, |
[R600_RING_TYPE_UVD_INDEX] = { |
// .ib_execute = &r600_uvd_ib_execute, |
// .emit_fence = &r600_uvd_fence_emit, |
// .emit_semaphore = &r600_uvd_semaphore_emit, |
// .cs_parse = &radeon_uvd_cs_parse, |
// .ring_test = &r600_uvd_ring_test, |
// .ib_test = &r600_uvd_ib_test, |
// .is_lockup = &radeon_ring_test_lockup, |
} |
}, |
.irq = { |
.set = &r600_irq_set, |
.process = &r600_irq_process, |
1153,11 → 1187,13 |
.bandwidth_update = &rv515_bandwidth_update, |
.get_vblank_counter = &rs600_get_vblank_counter, |
.wait_for_vblank = &avivo_wait_for_vblank, |
// .set_backlight_level = &atombios_set_backlight_level, |
// .get_backlight_level = &atombios_get_backlight_level, |
.set_backlight_level = &atombios_set_backlight_level, |
.get_backlight_level = &atombios_get_backlight_level, |
.hdmi_enable = &r600_hdmi_enable, |
.hdmi_setmode = &dce3_1_hdmi_setmode, |
}, |
.copy = { |
.blit = &r600_copy_blit, |
.blit = &r600_copy_cpdma, |
.blit_ring_index = RADEON_RING_TYPE_GFX_INDEX, |
.dma = &rv770_copy_dma, |
.dma_ring_index = R600_RING_TYPE_DMA_INDEX, |
1169,33 → 1205,77 |
.clear_reg = r600_clear_surface_reg, |
}, |
.hpd = { |
// .init = &r600_hpd_init, |
// .fini = &r600_hpd_fini, |
// .sense = &r600_hpd_sense, |
// .set_polarity = &r600_hpd_set_polarity, |
.init = &r600_hpd_init, |
.fini = &r600_hpd_fini, |
.sense = &r600_hpd_sense, |
.set_polarity = &r600_hpd_set_polarity, |
}, |
.pm = { |
// .misc = &rv770_pm_misc, |
// .prepare = &rs600_pm_prepare, |
// .finish = &rs600_pm_finish, |
// .init_profile = &r600_pm_init_profile, |
// .get_dynpm_state = &r600_pm_get_dynpm_state, |
// .get_engine_clock = &radeon_atom_get_engine_clock, |
// .set_engine_clock = &radeon_atom_set_engine_clock, |
// .get_memory_clock = &radeon_atom_get_memory_clock, |
// .set_memory_clock = &radeon_atom_set_memory_clock, |
// .get_pcie_lanes = &r600_get_pcie_lanes, |
// .set_pcie_lanes = &r600_set_pcie_lanes, |
// .set_clock_gating = &radeon_atom_set_clock_gating, |
.misc = &rv770_pm_misc, |
.prepare = &rs600_pm_prepare, |
.finish = &rs600_pm_finish, |
.init_profile = &r600_pm_init_profile, |
.get_dynpm_state = &r600_pm_get_dynpm_state, |
.get_engine_clock = &radeon_atom_get_engine_clock, |
.set_engine_clock = &radeon_atom_set_engine_clock, |
.get_memory_clock = &radeon_atom_get_memory_clock, |
.set_memory_clock = &radeon_atom_set_memory_clock, |
.get_pcie_lanes = &r600_get_pcie_lanes, |
.set_pcie_lanes = &r600_set_pcie_lanes, |
.set_clock_gating = &radeon_atom_set_clock_gating, |
.set_uvd_clocks = &rv770_set_uvd_clocks, |
.get_temperature = &rv770_get_temp, |
}, |
.dpm = { |
.init = &rv770_dpm_init, |
.setup_asic = &rv770_dpm_setup_asic, |
.enable = &rv770_dpm_enable, |
.late_enable = &rv770_dpm_late_enable, |
.disable = &rv770_dpm_disable, |
.pre_set_power_state = &r600_dpm_pre_set_power_state, |
.set_power_state = &rv770_dpm_set_power_state, |
.post_set_power_state = &r600_dpm_post_set_power_state, |
.display_configuration_changed = &rv770_dpm_display_configuration_changed, |
.fini = &rv770_dpm_fini, |
.get_sclk = &rv770_dpm_get_sclk, |
.get_mclk = &rv770_dpm_get_mclk, |
.print_power_state = &rv770_dpm_print_power_state, |
.debugfs_print_current_performance_level = &rv770_dpm_debugfs_print_current_performance_level, |
.force_performance_level = &rv770_dpm_force_performance_level, |
.vblank_too_short = &rv770_dpm_vblank_too_short, |
}, |
.pflip = { |
// .pre_page_flip = &rs600_pre_page_flip, |
// .page_flip = &rv770_page_flip, |
// .post_page_flip = &rs600_post_page_flip, |
}, |
}; |
|
static struct radeon_asic_ring evergreen_gfx_ring = { |
.ib_execute = &evergreen_ring_ib_execute, |
.emit_fence = &r600_fence_ring_emit, |
.emit_semaphore = &r600_semaphore_ring_emit, |
.cs_parse = &evergreen_cs_parse, |
.ring_test = &r600_ring_test, |
.ib_test = &r600_ib_test, |
.is_lockup = &evergreen_gfx_is_lockup, |
.get_rptr = &r600_gfx_get_rptr, |
.get_wptr = &r600_gfx_get_wptr, |
.set_wptr = &r600_gfx_set_wptr, |
}; |
|
static struct radeon_asic_ring evergreen_dma_ring = { |
.ib_execute = &evergreen_dma_ring_ib_execute, |
.emit_fence = &evergreen_dma_fence_ring_emit, |
.emit_semaphore = &r600_dma_semaphore_ring_emit, |
.cs_parse = &evergreen_dma_cs_parse, |
.ring_test = &r600_dma_ring_test, |
.ib_test = &r600_dma_ib_test, |
.is_lockup = &evergreen_dma_is_lockup, |
.get_rptr = &r600_dma_get_rptr, |
.get_wptr = &r600_dma_get_wptr, |
.set_wptr = &r600_dma_set_wptr, |
}; |
|
static struct radeon_asic evergreen_asic = { |
.init = &evergreen_init, |
// .fini = &evergreen_fini, |
1203,7 → 1283,7 |
// .resume = &evergreen_resume, |
.asic_reset = &evergreen_asic_reset, |
// .vga_set_state = &r600_vga_set_state, |
// .ioctl_wait_idle = r600_ioctl_wait_idle, |
.mmio_hdp_flush = r600_mmio_hdp_flush, |
.gui_idle = &r600_gui_idle, |
.mc_wait_for_idle = &evergreen_mc_wait_for_idle, |
.get_xclk = &rv770_get_xclk, |
1213,34 → 1293,10 |
.set_page = &rs600_gart_set_page, |
}, |
.ring = { |
[RADEON_RING_TYPE_GFX_INDEX] = { |
.ib_execute = &evergreen_ring_ib_execute, |
.emit_fence = &r600_fence_ring_emit, |
.emit_semaphore = &r600_semaphore_ring_emit, |
// .cs_parse = &evergreen_cs_parse, |
.ring_test = &r600_ring_test, |
.ib_test = &r600_ib_test, |
.is_lockup = &evergreen_gfx_is_lockup, |
[RADEON_RING_TYPE_GFX_INDEX] = &evergreen_gfx_ring, |
[R600_RING_TYPE_DMA_INDEX] = &evergreen_dma_ring, |
[R600_RING_TYPE_UVD_INDEX] = &rv770_uvd_ring, |
}, |
[R600_RING_TYPE_DMA_INDEX] = { |
.ib_execute = &evergreen_dma_ring_ib_execute, |
.emit_fence = &evergreen_dma_fence_ring_emit, |
.emit_semaphore = &r600_dma_semaphore_ring_emit, |
// .cs_parse = &evergreen_dma_cs_parse, |
.ring_test = &r600_dma_ring_test, |
.ib_test = &r600_dma_ib_test, |
.is_lockup = &evergreen_dma_is_lockup, |
}, |
[R600_RING_TYPE_UVD_INDEX] = { |
// .ib_execute = &r600_uvd_ib_execute, |
// .emit_fence = &r600_uvd_fence_emit, |
// .emit_semaphore = &r600_uvd_semaphore_emit, |
// .cs_parse = &radeon_uvd_cs_parse, |
// .ring_test = &r600_uvd_ring_test, |
// .ib_test = &r600_uvd_ib_test, |
// .is_lockup = &radeon_ring_test_lockup, |
} |
}, |
.irq = { |
.set = &evergreen_irq_set, |
.process = &evergreen_irq_process, |
1249,11 → 1305,13 |
.bandwidth_update = &evergreen_bandwidth_update, |
.get_vblank_counter = &evergreen_get_vblank_counter, |
.wait_for_vblank = &dce4_wait_for_vblank, |
// .set_backlight_level = &atombios_set_backlight_level, |
// .get_backlight_level = &atombios_get_backlight_level, |
.set_backlight_level = &atombios_set_backlight_level, |
.get_backlight_level = &atombios_get_backlight_level, |
.hdmi_enable = &evergreen_hdmi_enable, |
.hdmi_setmode = &evergreen_hdmi_setmode, |
}, |
.copy = { |
.blit = &r600_copy_blit, |
.blit = &r600_copy_cpdma, |
.blit_ring_index = RADEON_RING_TYPE_GFX_INDEX, |
.dma = &evergreen_copy_dma, |
.dma_ring_index = R600_RING_TYPE_DMA_INDEX, |
1265,30 → 1323,46 |
.clear_reg = r600_clear_surface_reg, |
}, |
.hpd = { |
// .init = &evergreen_hpd_init, |
// .fini = &evergreen_hpd_fini, |
// .sense = &evergreen_hpd_sense, |
// .set_polarity = &evergreen_hpd_set_polarity, |
.init = &evergreen_hpd_init, |
.fini = &evergreen_hpd_fini, |
.sense = &evergreen_hpd_sense, |
.set_polarity = &evergreen_hpd_set_polarity, |
}, |
.pm = { |
// .misc = &evergreen_pm_misc, |
// .prepare = &evergreen_pm_prepare, |
// .finish = &evergreen_pm_finish, |
// .init_profile = &r600_pm_init_profile, |
// .get_dynpm_state = &r600_pm_get_dynpm_state, |
// .get_engine_clock = &radeon_atom_get_engine_clock, |
// .set_engine_clock = &radeon_atom_set_engine_clock, |
// .get_memory_clock = &radeon_atom_get_memory_clock, |
// .set_memory_clock = &radeon_atom_set_memory_clock, |
// .get_pcie_lanes = &r600_get_pcie_lanes, |
// .set_pcie_lanes = &r600_set_pcie_lanes, |
// .set_clock_gating = NULL, |
.misc = &evergreen_pm_misc, |
.prepare = &evergreen_pm_prepare, |
.finish = &evergreen_pm_finish, |
.init_profile = &r600_pm_init_profile, |
.get_dynpm_state = &r600_pm_get_dynpm_state, |
.get_engine_clock = &radeon_atom_get_engine_clock, |
.set_engine_clock = &radeon_atom_set_engine_clock, |
.get_memory_clock = &radeon_atom_get_memory_clock, |
.set_memory_clock = &radeon_atom_set_memory_clock, |
.get_pcie_lanes = &r600_get_pcie_lanes, |
.set_pcie_lanes = &r600_set_pcie_lanes, |
.set_clock_gating = NULL, |
.set_uvd_clocks = &evergreen_set_uvd_clocks, |
.get_temperature = &evergreen_get_temp, |
}, |
.dpm = { |
.init = &cypress_dpm_init, |
.setup_asic = &cypress_dpm_setup_asic, |
.enable = &cypress_dpm_enable, |
.late_enable = &rv770_dpm_late_enable, |
.disable = &cypress_dpm_disable, |
.pre_set_power_state = &r600_dpm_pre_set_power_state, |
.set_power_state = &cypress_dpm_set_power_state, |
.post_set_power_state = &r600_dpm_post_set_power_state, |
.display_configuration_changed = &cypress_dpm_display_configuration_changed, |
.fini = &cypress_dpm_fini, |
.get_sclk = &rv770_dpm_get_sclk, |
.get_mclk = &rv770_dpm_get_mclk, |
.print_power_state = &rv770_dpm_print_power_state, |
.debugfs_print_current_performance_level = &rv770_dpm_debugfs_print_current_performance_level, |
.force_performance_level = &rv770_dpm_force_performance_level, |
.vblank_too_short = &cypress_dpm_vblank_too_short, |
}, |
.pflip = { |
// .pre_page_flip = &evergreen_pre_page_flip, |
// .page_flip = &evergreen_page_flip, |
// .post_page_flip = &evergreen_post_page_flip, |
}, |
}; |
|
1299,7 → 1373,7 |
// .resume = &evergreen_resume, |
.asic_reset = &evergreen_asic_reset, |
// .vga_set_state = &r600_vga_set_state, |
// .ioctl_wait_idle = r600_ioctl_wait_idle, |
.mmio_hdp_flush = r600_mmio_hdp_flush, |
.gui_idle = &r600_gui_idle, |
.mc_wait_for_idle = &evergreen_mc_wait_for_idle, |
.get_xclk = &r600_get_xclk, |
1309,34 → 1383,10 |
.set_page = &rs600_gart_set_page, |
}, |
.ring = { |
[RADEON_RING_TYPE_GFX_INDEX] = { |
.ib_execute = &evergreen_ring_ib_execute, |
.emit_fence = &r600_fence_ring_emit, |
.emit_semaphore = &r600_semaphore_ring_emit, |
// .cs_parse = &evergreen_cs_parse, |
.ring_test = &r600_ring_test, |
.ib_test = &r600_ib_test, |
.is_lockup = &evergreen_gfx_is_lockup, |
[RADEON_RING_TYPE_GFX_INDEX] = &evergreen_gfx_ring, |
[R600_RING_TYPE_DMA_INDEX] = &evergreen_dma_ring, |
[R600_RING_TYPE_UVD_INDEX] = &rv770_uvd_ring, |
}, |
[R600_RING_TYPE_DMA_INDEX] = { |
.ib_execute = &evergreen_dma_ring_ib_execute, |
.emit_fence = &evergreen_dma_fence_ring_emit, |
.emit_semaphore = &r600_dma_semaphore_ring_emit, |
// .cs_parse = &evergreen_dma_cs_parse, |
.ring_test = &r600_dma_ring_test, |
.ib_test = &r600_dma_ib_test, |
.is_lockup = &evergreen_dma_is_lockup, |
}, |
[R600_RING_TYPE_UVD_INDEX] = { |
// .ib_execute = &r600_uvd_ib_execute, |
// .emit_fence = &r600_uvd_fence_emit, |
// .emit_semaphore = &r600_uvd_semaphore_emit, |
// .cs_parse = &radeon_uvd_cs_parse, |
// .ring_test = &r600_uvd_ring_test, |
// .ib_test = &r600_uvd_ib_test, |
// .is_lockup = &radeon_ring_test_lockup, |
} |
}, |
.irq = { |
.set = &evergreen_irq_set, |
.process = &evergreen_irq_process, |
1345,11 → 1395,13 |
.bandwidth_update = &evergreen_bandwidth_update, |
.get_vblank_counter = &evergreen_get_vblank_counter, |
.wait_for_vblank = &dce4_wait_for_vblank, |
// .set_backlight_level = &atombios_set_backlight_level, |
// .get_backlight_level = &atombios_get_backlight_level, |
.set_backlight_level = &atombios_set_backlight_level, |
.get_backlight_level = &atombios_get_backlight_level, |
.hdmi_enable = &evergreen_hdmi_enable, |
.hdmi_setmode = &evergreen_hdmi_setmode, |
}, |
.copy = { |
.blit = &r600_copy_blit, |
.blit = &r600_copy_cpdma, |
.blit_ring_index = RADEON_RING_TYPE_GFX_INDEX, |
.dma = &evergreen_copy_dma, |
.dma_ring_index = R600_RING_TYPE_DMA_INDEX, |
1361,19 → 1413,19 |
.clear_reg = r600_clear_surface_reg, |
}, |
.hpd = { |
// .init = &evergreen_hpd_init, |
// .fini = &evergreen_hpd_fini, |
// .sense = &evergreen_hpd_sense, |
// .set_polarity = &evergreen_hpd_set_polarity, |
.init = &evergreen_hpd_init, |
.fini = &evergreen_hpd_fini, |
.sense = &evergreen_hpd_sense, |
.set_polarity = &evergreen_hpd_set_polarity, |
}, |
.pm = { |
// .misc = &evergreen_pm_misc, |
// .prepare = &evergreen_pm_prepare, |
// .finish = &evergreen_pm_finish, |
// .init_profile = &sumo_pm_init_profile, |
// .get_dynpm_state = &r600_pm_get_dynpm_state, |
// .get_engine_clock = &radeon_atom_get_engine_clock, |
// .set_engine_clock = &radeon_atom_set_engine_clock, |
.misc = &evergreen_pm_misc, |
.prepare = &evergreen_pm_prepare, |
.finish = &evergreen_pm_finish, |
.init_profile = &sumo_pm_init_profile, |
.get_dynpm_state = &r600_pm_get_dynpm_state, |
.get_engine_clock = &radeon_atom_get_engine_clock, |
.set_engine_clock = &radeon_atom_set_engine_clock, |
.get_memory_clock = NULL, |
.set_memory_clock = NULL, |
.get_pcie_lanes = NULL, |
1380,11 → 1432,28 |
.set_pcie_lanes = NULL, |
.set_clock_gating = NULL, |
.set_uvd_clocks = &sumo_set_uvd_clocks, |
.get_temperature = &sumo_get_temp, |
}, |
.dpm = { |
.init = &sumo_dpm_init, |
.setup_asic = &sumo_dpm_setup_asic, |
.enable = &sumo_dpm_enable, |
.late_enable = &sumo_dpm_late_enable, |
.disable = &sumo_dpm_disable, |
.pre_set_power_state = &sumo_dpm_pre_set_power_state, |
.set_power_state = &sumo_dpm_set_power_state, |
.post_set_power_state = &sumo_dpm_post_set_power_state, |
.display_configuration_changed = &sumo_dpm_display_configuration_changed, |
.fini = &sumo_dpm_fini, |
.get_sclk = &sumo_dpm_get_sclk, |
.get_mclk = &sumo_dpm_get_mclk, |
.print_power_state = &sumo_dpm_print_power_state, |
.debugfs_print_current_performance_level = &sumo_dpm_debugfs_print_current_performance_level, |
.force_performance_level = &sumo_dpm_force_performance_level, |
}, |
.pflip = { |
// .pre_page_flip = &evergreen_pre_page_flip, |
// .page_flip = &evergreen_page_flip, |
// .post_page_flip = &evergreen_post_page_flip, |
}, |
}; |
|
1395,7 → 1464,7 |
// .resume = &evergreen_resume, |
.asic_reset = &evergreen_asic_reset, |
// .vga_set_state = &r600_vga_set_state, |
// .ioctl_wait_idle = r600_ioctl_wait_idle, |
.mmio_hdp_flush = r600_mmio_hdp_flush, |
.gui_idle = &r600_gui_idle, |
.mc_wait_for_idle = &evergreen_mc_wait_for_idle, |
.get_xclk = &rv770_get_xclk, |
1405,34 → 1474,10 |
.set_page = &rs600_gart_set_page, |
}, |
.ring = { |
[RADEON_RING_TYPE_GFX_INDEX] = { |
.ib_execute = &evergreen_ring_ib_execute, |
.emit_fence = &r600_fence_ring_emit, |
.emit_semaphore = &r600_semaphore_ring_emit, |
// .cs_parse = &evergreen_cs_parse, |
.ring_test = &r600_ring_test, |
.ib_test = &r600_ib_test, |
.is_lockup = &evergreen_gfx_is_lockup, |
[RADEON_RING_TYPE_GFX_INDEX] = &evergreen_gfx_ring, |
[R600_RING_TYPE_DMA_INDEX] = &evergreen_dma_ring, |
[R600_RING_TYPE_UVD_INDEX] = &rv770_uvd_ring, |
}, |
[R600_RING_TYPE_DMA_INDEX] = { |
.ib_execute = &evergreen_dma_ring_ib_execute, |
.emit_fence = &evergreen_dma_fence_ring_emit, |
.emit_semaphore = &r600_dma_semaphore_ring_emit, |
// .cs_parse = &evergreen_dma_cs_parse, |
.ring_test = &r600_dma_ring_test, |
.ib_test = &r600_dma_ib_test, |
.is_lockup = &evergreen_dma_is_lockup, |
}, |
[R600_RING_TYPE_UVD_INDEX] = { |
// .ib_execute = &r600_uvd_ib_execute, |
// .emit_fence = &r600_uvd_fence_emit, |
// .emit_semaphore = &r600_uvd_semaphore_emit, |
// .cs_parse = &radeon_uvd_cs_parse, |
// .ring_test = &r600_uvd_ring_test, |
// .ib_test = &r600_uvd_ib_test, |
// .is_lockup = &radeon_ring_test_lockup, |
} |
}, |
.irq = { |
.set = &evergreen_irq_set, |
.process = &evergreen_irq_process, |
1441,11 → 1486,13 |
.bandwidth_update = &evergreen_bandwidth_update, |
.get_vblank_counter = &evergreen_get_vblank_counter, |
.wait_for_vblank = &dce4_wait_for_vblank, |
// .set_backlight_level = &atombios_set_backlight_level, |
// .get_backlight_level = &atombios_get_backlight_level, |
.set_backlight_level = &atombios_set_backlight_level, |
.get_backlight_level = &atombios_get_backlight_level, |
.hdmi_enable = &evergreen_hdmi_enable, |
.hdmi_setmode = &evergreen_hdmi_setmode, |
}, |
.copy = { |
.blit = &r600_copy_blit, |
.blit = &r600_copy_cpdma, |
.blit_ring_index = RADEON_RING_TYPE_GFX_INDEX, |
.dma = &evergreen_copy_dma, |
.dma_ring_index = R600_RING_TYPE_DMA_INDEX, |
1457,33 → 1504,94 |
.clear_reg = r600_clear_surface_reg, |
}, |
.hpd = { |
// .init = &evergreen_hpd_init, |
// .fini = &evergreen_hpd_fini, |
// .sense = &evergreen_hpd_sense, |
// .set_polarity = &evergreen_hpd_set_polarity, |
.init = &evergreen_hpd_init, |
.fini = &evergreen_hpd_fini, |
.sense = &evergreen_hpd_sense, |
.set_polarity = &evergreen_hpd_set_polarity, |
}, |
.pm = { |
// .misc = &evergreen_pm_misc, |
// .prepare = &evergreen_pm_prepare, |
// .finish = &evergreen_pm_finish, |
// .init_profile = &btc_pm_init_profile, |
// .get_dynpm_state = &r600_pm_get_dynpm_state, |
// .get_engine_clock = &radeon_atom_get_engine_clock, |
// .set_engine_clock = &radeon_atom_set_engine_clock, |
// .get_memory_clock = &radeon_atom_get_memory_clock, |
// .set_memory_clock = &radeon_atom_set_memory_clock, |
.get_pcie_lanes = NULL, |
.set_pcie_lanes = NULL, |
.misc = &evergreen_pm_misc, |
.prepare = &evergreen_pm_prepare, |
.finish = &evergreen_pm_finish, |
.init_profile = &btc_pm_init_profile, |
.get_dynpm_state = &r600_pm_get_dynpm_state, |
.get_engine_clock = &radeon_atom_get_engine_clock, |
.set_engine_clock = &radeon_atom_set_engine_clock, |
.get_memory_clock = &radeon_atom_get_memory_clock, |
.set_memory_clock = &radeon_atom_set_memory_clock, |
.get_pcie_lanes = &r600_get_pcie_lanes, |
.set_pcie_lanes = &r600_set_pcie_lanes, |
.set_clock_gating = NULL, |
.set_uvd_clocks = &evergreen_set_uvd_clocks, |
.get_temperature = &evergreen_get_temp, |
}, |
.dpm = { |
.init = &btc_dpm_init, |
.setup_asic = &btc_dpm_setup_asic, |
.enable = &btc_dpm_enable, |
.late_enable = &rv770_dpm_late_enable, |
.disable = &btc_dpm_disable, |
.pre_set_power_state = &btc_dpm_pre_set_power_state, |
.set_power_state = &btc_dpm_set_power_state, |
.post_set_power_state = &btc_dpm_post_set_power_state, |
.display_configuration_changed = &cypress_dpm_display_configuration_changed, |
.fini = &btc_dpm_fini, |
.get_sclk = &btc_dpm_get_sclk, |
.get_mclk = &btc_dpm_get_mclk, |
.print_power_state = &rv770_dpm_print_power_state, |
.debugfs_print_current_performance_level = &btc_dpm_debugfs_print_current_performance_level, |
.force_performance_level = &rv770_dpm_force_performance_level, |
.vblank_too_short = &btc_dpm_vblank_too_short, |
}, |
.pflip = { |
// .pre_page_flip = &evergreen_pre_page_flip, |
// .page_flip = &evergreen_page_flip, |
// .post_page_flip = &evergreen_post_page_flip, |
}, |
}; |
|
static struct radeon_asic_ring cayman_gfx_ring = { |
.ib_execute = &cayman_ring_ib_execute, |
.ib_parse = &evergreen_ib_parse, |
.emit_fence = &cayman_fence_ring_emit, |
.emit_semaphore = &r600_semaphore_ring_emit, |
.cs_parse = &evergreen_cs_parse, |
.ring_test = &r600_ring_test, |
.ib_test = &r600_ib_test, |
.is_lockup = &cayman_gfx_is_lockup, |
.vm_flush = &cayman_vm_flush, |
.get_rptr = &cayman_gfx_get_rptr, |
.get_wptr = &cayman_gfx_get_wptr, |
.set_wptr = &cayman_gfx_set_wptr, |
}; |
|
static struct radeon_asic_ring cayman_dma_ring = { |
.ib_execute = &cayman_dma_ring_ib_execute, |
.ib_parse = &evergreen_dma_ib_parse, |
.emit_fence = &evergreen_dma_fence_ring_emit, |
.emit_semaphore = &r600_dma_semaphore_ring_emit, |
.cs_parse = &evergreen_dma_cs_parse, |
.ring_test = &r600_dma_ring_test, |
.ib_test = &r600_dma_ib_test, |
.is_lockup = &cayman_dma_is_lockup, |
.vm_flush = &cayman_dma_vm_flush, |
.get_rptr = &cayman_dma_get_rptr, |
.get_wptr = &cayman_dma_get_wptr, |
.set_wptr = &cayman_dma_set_wptr |
}; |
|
static struct radeon_asic_ring cayman_uvd_ring = { |
.ib_execute = &uvd_v1_0_ib_execute, |
.emit_fence = &uvd_v2_2_fence_emit, |
.emit_semaphore = &uvd_v3_1_semaphore_emit, |
.cs_parse = &radeon_uvd_cs_parse, |
.ring_test = &uvd_v1_0_ring_test, |
.ib_test = &uvd_v1_0_ib_test, |
.is_lockup = &radeon_ring_test_lockup, |
.get_rptr = &uvd_v1_0_get_rptr, |
.get_wptr = &uvd_v1_0_get_wptr, |
.set_wptr = &uvd_v1_0_set_wptr, |
}; |
|
static struct radeon_asic cayman_asic = { |
.init = &cayman_init, |
// .fini = &cayman_fini, |
1491,7 → 1599,7 |
// .resume = &cayman_resume, |
.asic_reset = &cayman_asic_reset, |
// .vga_set_state = &r600_vga_set_state, |
// .ioctl_wait_idle = r600_ioctl_wait_idle, |
.mmio_hdp_flush = r600_mmio_hdp_flush, |
.gui_idle = &r600_gui_idle, |
.mc_wait_for_idle = &evergreen_mc_wait_for_idle, |
.get_xclk = &rv770_get_xclk, |
1503,75 → 1611,19 |
.vm = { |
.init = &cayman_vm_init, |
.fini = &cayman_vm_fini, |
.pt_ring_index = R600_RING_TYPE_DMA_INDEX, |
.set_page = &cayman_vm_set_page, |
.copy_pages = &cayman_dma_vm_copy_pages, |
.write_pages = &cayman_dma_vm_write_pages, |
.set_pages = &cayman_dma_vm_set_pages, |
.pad_ib = &cayman_dma_vm_pad_ib, |
}, |
.ring = { |
[RADEON_RING_TYPE_GFX_INDEX] = { |
.ib_execute = &cayman_ring_ib_execute, |
// .ib_parse = &evergreen_ib_parse, |
.emit_fence = &cayman_fence_ring_emit, |
.emit_semaphore = &r600_semaphore_ring_emit, |
// .cs_parse = &evergreen_cs_parse, |
.ring_test = &r600_ring_test, |
.ib_test = &r600_ib_test, |
.is_lockup = &cayman_gfx_is_lockup, |
.vm_flush = &cayman_vm_flush, |
[RADEON_RING_TYPE_GFX_INDEX] = &cayman_gfx_ring, |
[CAYMAN_RING_TYPE_CP1_INDEX] = &cayman_gfx_ring, |
[CAYMAN_RING_TYPE_CP2_INDEX] = &cayman_gfx_ring, |
[R600_RING_TYPE_DMA_INDEX] = &cayman_dma_ring, |
[CAYMAN_RING_TYPE_DMA1_INDEX] = &cayman_dma_ring, |
[R600_RING_TYPE_UVD_INDEX] = &cayman_uvd_ring, |
}, |
[CAYMAN_RING_TYPE_CP1_INDEX] = { |
.ib_execute = &cayman_ring_ib_execute, |
// .ib_parse = &evergreen_ib_parse, |
.emit_fence = &cayman_fence_ring_emit, |
.emit_semaphore = &r600_semaphore_ring_emit, |
// .cs_parse = &evergreen_cs_parse, |
.ring_test = &r600_ring_test, |
.ib_test = &r600_ib_test, |
.is_lockup = &cayman_gfx_is_lockup, |
.vm_flush = &cayman_vm_flush, |
}, |
[CAYMAN_RING_TYPE_CP2_INDEX] = { |
.ib_execute = &cayman_ring_ib_execute, |
// .ib_parse = &evergreen_ib_parse, |
.emit_fence = &cayman_fence_ring_emit, |
.emit_semaphore = &r600_semaphore_ring_emit, |
// .cs_parse = &evergreen_cs_parse, |
.ring_test = &r600_ring_test, |
.ib_test = &r600_ib_test, |
.is_lockup = &cayman_gfx_is_lockup, |
.vm_flush = &cayman_vm_flush, |
}, |
[R600_RING_TYPE_DMA_INDEX] = { |
.ib_execute = &cayman_dma_ring_ib_execute, |
// .ib_parse = &evergreen_dma_ib_parse, |
.emit_fence = &evergreen_dma_fence_ring_emit, |
.emit_semaphore = &r600_dma_semaphore_ring_emit, |
// .cs_parse = &evergreen_dma_cs_parse, |
.ring_test = &r600_dma_ring_test, |
.ib_test = &r600_dma_ib_test, |
.is_lockup = &cayman_dma_is_lockup, |
.vm_flush = &cayman_dma_vm_flush, |
}, |
[CAYMAN_RING_TYPE_DMA1_INDEX] = { |
.ib_execute = &cayman_dma_ring_ib_execute, |
// .ib_parse = &evergreen_dma_ib_parse, |
.emit_fence = &evergreen_dma_fence_ring_emit, |
.emit_semaphore = &r600_dma_semaphore_ring_emit, |
// .cs_parse = &evergreen_dma_cs_parse, |
.ring_test = &r600_dma_ring_test, |
.ib_test = &r600_dma_ib_test, |
.is_lockup = &cayman_dma_is_lockup, |
.vm_flush = &cayman_dma_vm_flush, |
}, |
[R600_RING_TYPE_UVD_INDEX] = { |
// .ib_execute = &r600_uvd_ib_execute, |
// .emit_fence = &r600_uvd_fence_emit, |
// .emit_semaphore = &cayman_uvd_semaphore_emit, |
// .cs_parse = &radeon_uvd_cs_parse, |
// .ring_test = &r600_uvd_ring_test, |
// .ib_test = &r600_uvd_ib_test, |
// .is_lockup = &radeon_ring_test_lockup, |
} |
}, |
.irq = { |
.set = &evergreen_irq_set, |
.process = &evergreen_irq_process, |
1580,11 → 1632,13 |
.bandwidth_update = &evergreen_bandwidth_update, |
.get_vblank_counter = &evergreen_get_vblank_counter, |
.wait_for_vblank = &dce4_wait_for_vblank, |
// .set_backlight_level = &atombios_set_backlight_level, |
// .get_backlight_level = &atombios_get_backlight_level, |
.set_backlight_level = &atombios_set_backlight_level, |
.get_backlight_level = &atombios_get_backlight_level, |
.hdmi_enable = &evergreen_hdmi_enable, |
.hdmi_setmode = &evergreen_hdmi_setmode, |
}, |
.copy = { |
.blit = &r600_copy_blit, |
.blit = &r600_copy_cpdma, |
.blit_ring_index = RADEON_RING_TYPE_GFX_INDEX, |
.dma = &evergreen_copy_dma, |
.dma_ring_index = R600_RING_TYPE_DMA_INDEX, |
1596,30 → 1650,48 |
.clear_reg = r600_clear_surface_reg, |
}, |
.hpd = { |
// .init = &evergreen_hpd_init, |
// .fini = &evergreen_hpd_fini, |
// .sense = &evergreen_hpd_sense, |
// .set_polarity = &evergreen_hpd_set_polarity, |
.init = &evergreen_hpd_init, |
.fini = &evergreen_hpd_fini, |
.sense = &evergreen_hpd_sense, |
.set_polarity = &evergreen_hpd_set_polarity, |
}, |
.pm = { |
// .misc = &evergreen_pm_misc, |
// .prepare = &evergreen_pm_prepare, |
// .finish = &evergreen_pm_finish, |
// .init_profile = &btc_pm_init_profile, |
// .get_dynpm_state = &r600_pm_get_dynpm_state, |
// .get_engine_clock = &radeon_atom_get_engine_clock, |
// .set_engine_clock = &radeon_atom_set_engine_clock, |
// .get_memory_clock = &radeon_atom_get_memory_clock, |
// .set_memory_clock = &radeon_atom_set_memory_clock, |
.get_pcie_lanes = NULL, |
.set_pcie_lanes = NULL, |
.misc = &evergreen_pm_misc, |
.prepare = &evergreen_pm_prepare, |
.finish = &evergreen_pm_finish, |
.init_profile = &btc_pm_init_profile, |
.get_dynpm_state = &r600_pm_get_dynpm_state, |
.get_engine_clock = &radeon_atom_get_engine_clock, |
.set_engine_clock = &radeon_atom_set_engine_clock, |
.get_memory_clock = &radeon_atom_get_memory_clock, |
.set_memory_clock = &radeon_atom_set_memory_clock, |
.get_pcie_lanes = &r600_get_pcie_lanes, |
.set_pcie_lanes = &r600_set_pcie_lanes, |
.set_clock_gating = NULL, |
.set_uvd_clocks = &evergreen_set_uvd_clocks, |
.get_temperature = &evergreen_get_temp, |
}, |
.dpm = { |
.init = &ni_dpm_init, |
.setup_asic = &ni_dpm_setup_asic, |
.enable = &ni_dpm_enable, |
.late_enable = &rv770_dpm_late_enable, |
.disable = &ni_dpm_disable, |
.pre_set_power_state = &ni_dpm_pre_set_power_state, |
.set_power_state = &ni_dpm_set_power_state, |
.post_set_power_state = &ni_dpm_post_set_power_state, |
.display_configuration_changed = &cypress_dpm_display_configuration_changed, |
.fini = &ni_dpm_fini, |
.get_sclk = &ni_dpm_get_sclk, |
.get_mclk = &ni_dpm_get_mclk, |
.print_power_state = &ni_dpm_print_power_state, |
.debugfs_print_current_performance_level = &ni_dpm_debugfs_print_current_performance_level, |
.force_performance_level = &ni_dpm_force_performance_level, |
.vblank_too_short = &ni_dpm_vblank_too_short, |
}, |
.pflip = { |
// .pre_page_flip = &evergreen_pre_page_flip, |
// .page_flip = &evergreen_page_flip, |
// .post_page_flip = &evergreen_post_page_flip, |
}, |
}; |
|
1630,7 → 1702,7 |
// .resume = &cayman_resume, |
.asic_reset = &cayman_asic_reset, |
// .vga_set_state = &r600_vga_set_state, |
// .ioctl_wait_idle = r600_ioctl_wait_idle, |
.mmio_hdp_flush = r600_mmio_hdp_flush, |
.gui_idle = &r600_gui_idle, |
.mc_wait_for_idle = &evergreen_mc_wait_for_idle, |
.get_xclk = &r600_get_xclk, |
1642,75 → 1714,19 |
.vm = { |
.init = &cayman_vm_init, |
.fini = &cayman_vm_fini, |
.pt_ring_index = R600_RING_TYPE_DMA_INDEX, |
.set_page = &cayman_vm_set_page, |
.copy_pages = &cayman_dma_vm_copy_pages, |
.write_pages = &cayman_dma_vm_write_pages, |
.set_pages = &cayman_dma_vm_set_pages, |
.pad_ib = &cayman_dma_vm_pad_ib, |
}, |
.ring = { |
[RADEON_RING_TYPE_GFX_INDEX] = { |
.ib_execute = &cayman_ring_ib_execute, |
// .ib_parse = &evergreen_ib_parse, |
.emit_fence = &cayman_fence_ring_emit, |
.emit_semaphore = &r600_semaphore_ring_emit, |
// .cs_parse = &evergreen_cs_parse, |
.ring_test = &r600_ring_test, |
.ib_test = &r600_ib_test, |
.is_lockup = &cayman_gfx_is_lockup, |
.vm_flush = &cayman_vm_flush, |
[RADEON_RING_TYPE_GFX_INDEX] = &cayman_gfx_ring, |
[CAYMAN_RING_TYPE_CP1_INDEX] = &cayman_gfx_ring, |
[CAYMAN_RING_TYPE_CP2_INDEX] = &cayman_gfx_ring, |
[R600_RING_TYPE_DMA_INDEX] = &cayman_dma_ring, |
[CAYMAN_RING_TYPE_DMA1_INDEX] = &cayman_dma_ring, |
[R600_RING_TYPE_UVD_INDEX] = &cayman_uvd_ring, |
}, |
[CAYMAN_RING_TYPE_CP1_INDEX] = { |
.ib_execute = &cayman_ring_ib_execute, |
// .ib_parse = &evergreen_ib_parse, |
.emit_fence = &cayman_fence_ring_emit, |
.emit_semaphore = &r600_semaphore_ring_emit, |
// .cs_parse = &evergreen_cs_parse, |
.ring_test = &r600_ring_test, |
.ib_test = &r600_ib_test, |
.is_lockup = &cayman_gfx_is_lockup, |
.vm_flush = &cayman_vm_flush, |
}, |
[CAYMAN_RING_TYPE_CP2_INDEX] = { |
.ib_execute = &cayman_ring_ib_execute, |
// .ib_parse = &evergreen_ib_parse, |
.emit_fence = &cayman_fence_ring_emit, |
.emit_semaphore = &r600_semaphore_ring_emit, |
// .cs_parse = &evergreen_cs_parse, |
.ring_test = &r600_ring_test, |
.ib_test = &r600_ib_test, |
.is_lockup = &cayman_gfx_is_lockup, |
.vm_flush = &cayman_vm_flush, |
}, |
[R600_RING_TYPE_DMA_INDEX] = { |
.ib_execute = &cayman_dma_ring_ib_execute, |
// .ib_parse = &evergreen_dma_ib_parse, |
.emit_fence = &evergreen_dma_fence_ring_emit, |
.emit_semaphore = &r600_dma_semaphore_ring_emit, |
// .cs_parse = &evergreen_dma_cs_parse, |
.ring_test = &r600_dma_ring_test, |
.ib_test = &r600_dma_ib_test, |
.is_lockup = &cayman_dma_is_lockup, |
.vm_flush = &cayman_dma_vm_flush, |
}, |
[CAYMAN_RING_TYPE_DMA1_INDEX] = { |
.ib_execute = &cayman_dma_ring_ib_execute, |
// .ib_parse = &evergreen_dma_ib_parse, |
.emit_fence = &evergreen_dma_fence_ring_emit, |
.emit_semaphore = &r600_dma_semaphore_ring_emit, |
// .cs_parse = &evergreen_dma_cs_parse, |
.ring_test = &r600_dma_ring_test, |
.ib_test = &r600_dma_ib_test, |
.is_lockup = &cayman_dma_is_lockup, |
.vm_flush = &cayman_dma_vm_flush, |
}, |
[R600_RING_TYPE_UVD_INDEX] = { |
// .ib_execute = &r600_uvd_ib_execute, |
// .emit_fence = &r600_uvd_fence_emit, |
// .emit_semaphore = &cayman_uvd_semaphore_emit, |
// .cs_parse = &radeon_uvd_cs_parse, |
// .ring_test = &r600_uvd_ring_test, |
// .ib_test = &r600_uvd_ib_test, |
// .is_lockup = &radeon_ring_test_lockup, |
} |
}, |
.irq = { |
.set = &evergreen_irq_set, |
.process = &evergreen_irq_process, |
1719,11 → 1735,13 |
.bandwidth_update = &dce6_bandwidth_update, |
.get_vblank_counter = &evergreen_get_vblank_counter, |
.wait_for_vblank = &dce4_wait_for_vblank, |
// .set_backlight_level = &atombios_set_backlight_level, |
// .get_backlight_level = &atombios_get_backlight_level, |
.set_backlight_level = &atombios_set_backlight_level, |
.get_backlight_level = &atombios_get_backlight_level, |
.hdmi_enable = &evergreen_hdmi_enable, |
.hdmi_setmode = &evergreen_hdmi_setmode, |
}, |
.copy = { |
.blit = &r600_copy_blit, |
.blit = &r600_copy_cpdma, |
.blit_ring_index = RADEON_RING_TYPE_GFX_INDEX, |
.dma = &evergreen_copy_dma, |
.dma_ring_index = R600_RING_TYPE_DMA_INDEX, |
1735,19 → 1753,19 |
.clear_reg = r600_clear_surface_reg, |
}, |
.hpd = { |
// .init = &evergreen_hpd_init, |
// .fini = &evergreen_hpd_fini, |
// .sense = &evergreen_hpd_sense, |
// .set_polarity = &evergreen_hpd_set_polarity, |
.init = &evergreen_hpd_init, |
.fini = &evergreen_hpd_fini, |
.sense = &evergreen_hpd_sense, |
.set_polarity = &evergreen_hpd_set_polarity, |
}, |
.pm = { |
// .misc = &evergreen_pm_misc, |
// .prepare = &evergreen_pm_prepare, |
// .finish = &evergreen_pm_finish, |
// .init_profile = &sumo_pm_init_profile, |
// .get_dynpm_state = &r600_pm_get_dynpm_state, |
// .get_engine_clock = &radeon_atom_get_engine_clock, |
// .set_engine_clock = &radeon_atom_set_engine_clock, |
.misc = &evergreen_pm_misc, |
.prepare = &evergreen_pm_prepare, |
.finish = &evergreen_pm_finish, |
.init_profile = &sumo_pm_init_profile, |
.get_dynpm_state = &r600_pm_get_dynpm_state, |
.get_engine_clock = &radeon_atom_get_engine_clock, |
.set_engine_clock = &radeon_atom_set_engine_clock, |
.get_memory_clock = NULL, |
.set_memory_clock = NULL, |
.get_pcie_lanes = NULL, |
1754,14 → 1772,62 |
.set_pcie_lanes = NULL, |
.set_clock_gating = NULL, |
.set_uvd_clocks = &sumo_set_uvd_clocks, |
.get_temperature = &tn_get_temp, |
}, |
.dpm = { |
.init = &trinity_dpm_init, |
.setup_asic = &trinity_dpm_setup_asic, |
.enable = &trinity_dpm_enable, |
.late_enable = &trinity_dpm_late_enable, |
.disable = &trinity_dpm_disable, |
.pre_set_power_state = &trinity_dpm_pre_set_power_state, |
.set_power_state = &trinity_dpm_set_power_state, |
.post_set_power_state = &trinity_dpm_post_set_power_state, |
.display_configuration_changed = &trinity_dpm_display_configuration_changed, |
.fini = &trinity_dpm_fini, |
.get_sclk = &trinity_dpm_get_sclk, |
.get_mclk = &trinity_dpm_get_mclk, |
.print_power_state = &trinity_dpm_print_power_state, |
.debugfs_print_current_performance_level = &trinity_dpm_debugfs_print_current_performance_level, |
.force_performance_level = &trinity_dpm_force_performance_level, |
.enable_bapm = &trinity_dpm_enable_bapm, |
}, |
.pflip = { |
// .pre_page_flip = &evergreen_pre_page_flip, |
// .page_flip = &evergreen_page_flip, |
// .post_page_flip = &evergreen_post_page_flip, |
}, |
}; |
|
static struct radeon_asic_ring si_gfx_ring = { |
.ib_execute = &si_ring_ib_execute, |
.ib_parse = &si_ib_parse, |
.emit_fence = &si_fence_ring_emit, |
.emit_semaphore = &r600_semaphore_ring_emit, |
.cs_parse = NULL, |
.ring_test = &r600_ring_test, |
.ib_test = &r600_ib_test, |
.is_lockup = &si_gfx_is_lockup, |
.vm_flush = &si_vm_flush, |
.get_rptr = &cayman_gfx_get_rptr, |
.get_wptr = &cayman_gfx_get_wptr, |
.set_wptr = &cayman_gfx_set_wptr, |
}; |
|
static struct radeon_asic_ring si_dma_ring = { |
.ib_execute = &cayman_dma_ring_ib_execute, |
.ib_parse = &evergreen_dma_ib_parse, |
.emit_fence = &evergreen_dma_fence_ring_emit, |
.emit_semaphore = &r600_dma_semaphore_ring_emit, |
.cs_parse = NULL, |
.ring_test = &r600_dma_ring_test, |
.ib_test = &r600_dma_ib_test, |
.is_lockup = &si_dma_is_lockup, |
.vm_flush = &si_dma_vm_flush, |
.get_rptr = &cayman_dma_get_rptr, |
.get_wptr = &cayman_dma_get_wptr, |
.set_wptr = &cayman_dma_set_wptr, |
}; |
|
static struct radeon_asic si_asic = { |
.init = &si_init, |
// .fini = &si_fini, |
1769,7 → 1835,7 |
// .resume = &si_resume, |
.asic_reset = &si_asic_reset, |
// .vga_set_state = &r600_vga_set_state, |
// .ioctl_wait_idle = r600_ioctl_wait_idle, |
.mmio_hdp_flush = r600_mmio_hdp_flush, |
.gui_idle = &r600_gui_idle, |
.mc_wait_for_idle = &evergreen_mc_wait_for_idle, |
.get_xclk = &si_get_xclk, |
1781,92 → 1847,201 |
.vm = { |
.init = &si_vm_init, |
.fini = &si_vm_fini, |
.pt_ring_index = R600_RING_TYPE_DMA_INDEX, |
.set_page = &si_vm_set_page, |
.copy_pages = &si_dma_vm_copy_pages, |
.write_pages = &si_dma_vm_write_pages, |
.set_pages = &si_dma_vm_set_pages, |
.pad_ib = &cayman_dma_vm_pad_ib, |
}, |
.ring = { |
[RADEON_RING_TYPE_GFX_INDEX] = { |
.ib_execute = &si_ring_ib_execute, |
// .ib_parse = &si_ib_parse, |
.emit_fence = &si_fence_ring_emit, |
.emit_semaphore = &r600_semaphore_ring_emit, |
.cs_parse = NULL, |
.ring_test = &r600_ring_test, |
.ib_test = &r600_ib_test, |
.is_lockup = &si_gfx_is_lockup, |
.vm_flush = &si_vm_flush, |
[RADEON_RING_TYPE_GFX_INDEX] = &si_gfx_ring, |
[CAYMAN_RING_TYPE_CP1_INDEX] = &si_gfx_ring, |
[CAYMAN_RING_TYPE_CP2_INDEX] = &si_gfx_ring, |
[R600_RING_TYPE_DMA_INDEX] = &si_dma_ring, |
[CAYMAN_RING_TYPE_DMA1_INDEX] = &si_dma_ring, |
[R600_RING_TYPE_UVD_INDEX] = &cayman_uvd_ring, |
}, |
[CAYMAN_RING_TYPE_CP1_INDEX] = { |
.ib_execute = &si_ring_ib_execute, |
// .ib_parse = &si_ib_parse, |
.emit_fence = &si_fence_ring_emit, |
.emit_semaphore = &r600_semaphore_ring_emit, |
.cs_parse = NULL, |
.ring_test = &r600_ring_test, |
.ib_test = &r600_ib_test, |
.is_lockup = &si_gfx_is_lockup, |
.vm_flush = &si_vm_flush, |
.irq = { |
.set = &si_irq_set, |
.process = &si_irq_process, |
}, |
[CAYMAN_RING_TYPE_CP2_INDEX] = { |
.ib_execute = &si_ring_ib_execute, |
// .ib_parse = &si_ib_parse, |
.emit_fence = &si_fence_ring_emit, |
.emit_semaphore = &r600_semaphore_ring_emit, |
.cs_parse = NULL, |
.ring_test = &r600_ring_test, |
.ib_test = &r600_ib_test, |
.is_lockup = &si_gfx_is_lockup, |
.vm_flush = &si_vm_flush, |
.display = { |
.bandwidth_update = &dce6_bandwidth_update, |
.get_vblank_counter = &evergreen_get_vblank_counter, |
.wait_for_vblank = &dce4_wait_for_vblank, |
.set_backlight_level = &atombios_set_backlight_level, |
.get_backlight_level = &atombios_get_backlight_level, |
.hdmi_enable = &evergreen_hdmi_enable, |
.hdmi_setmode = &evergreen_hdmi_setmode, |
}, |
[R600_RING_TYPE_DMA_INDEX] = { |
.ib_execute = &cayman_dma_ring_ib_execute, |
// .ib_parse = &evergreen_dma_ib_parse, |
.emit_fence = &evergreen_dma_fence_ring_emit, |
.emit_semaphore = &r600_dma_semaphore_ring_emit, |
.cs_parse = NULL, |
.ring_test = &r600_dma_ring_test, |
.ib_test = &r600_dma_ib_test, |
.is_lockup = &si_dma_is_lockup, |
.vm_flush = &si_dma_vm_flush, |
.copy = { |
.blit = &r600_copy_cpdma, |
.blit_ring_index = RADEON_RING_TYPE_GFX_INDEX, |
.dma = &si_copy_dma, |
.dma_ring_index = R600_RING_TYPE_DMA_INDEX, |
.copy = &si_copy_dma, |
.copy_ring_index = R600_RING_TYPE_DMA_INDEX, |
}, |
[CAYMAN_RING_TYPE_DMA1_INDEX] = { |
.ib_execute = &cayman_dma_ring_ib_execute, |
// .ib_parse = &evergreen_dma_ib_parse, |
.emit_fence = &evergreen_dma_fence_ring_emit, |
.emit_semaphore = &r600_dma_semaphore_ring_emit, |
.surface = { |
.set_reg = r600_set_surface_reg, |
.clear_reg = r600_clear_surface_reg, |
}, |
.hpd = { |
.init = &evergreen_hpd_init, |
.fini = &evergreen_hpd_fini, |
.sense = &evergreen_hpd_sense, |
.set_polarity = &evergreen_hpd_set_polarity, |
}, |
.pm = { |
.misc = &evergreen_pm_misc, |
.prepare = &evergreen_pm_prepare, |
.finish = &evergreen_pm_finish, |
.init_profile = &sumo_pm_init_profile, |
.get_dynpm_state = &r600_pm_get_dynpm_state, |
.get_engine_clock = &radeon_atom_get_engine_clock, |
.set_engine_clock = &radeon_atom_set_engine_clock, |
.get_memory_clock = &radeon_atom_get_memory_clock, |
.set_memory_clock = &radeon_atom_set_memory_clock, |
.get_pcie_lanes = &r600_get_pcie_lanes, |
.set_pcie_lanes = &r600_set_pcie_lanes, |
.set_clock_gating = NULL, |
.set_uvd_clocks = &si_set_uvd_clocks, |
.get_temperature = &si_get_temp, |
}, |
.dpm = { |
.init = &si_dpm_init, |
.setup_asic = &si_dpm_setup_asic, |
.enable = &si_dpm_enable, |
.late_enable = &si_dpm_late_enable, |
.disable = &si_dpm_disable, |
.pre_set_power_state = &si_dpm_pre_set_power_state, |
.set_power_state = &si_dpm_set_power_state, |
.post_set_power_state = &si_dpm_post_set_power_state, |
.display_configuration_changed = &si_dpm_display_configuration_changed, |
.fini = &si_dpm_fini, |
.get_sclk = &ni_dpm_get_sclk, |
.get_mclk = &ni_dpm_get_mclk, |
.print_power_state = &ni_dpm_print_power_state, |
.debugfs_print_current_performance_level = &si_dpm_debugfs_print_current_performance_level, |
.force_performance_level = &si_dpm_force_performance_level, |
.vblank_too_short = &ni_dpm_vblank_too_short, |
}, |
.pflip = { |
// .pre_page_flip = &evergreen_pre_page_flip, |
// .page_flip = &evergreen_page_flip, |
}, |
}; |
|
static struct radeon_asic_ring ci_gfx_ring = { |
.ib_execute = &cik_ring_ib_execute, |
.ib_parse = &cik_ib_parse, |
.emit_fence = &cik_fence_gfx_ring_emit, |
.emit_semaphore = &cik_semaphore_ring_emit, |
.cs_parse = NULL, |
.ring_test = &r600_dma_ring_test, |
.ib_test = &r600_dma_ib_test, |
.is_lockup = &si_dma_is_lockup, |
.vm_flush = &si_dma_vm_flush, |
.ring_test = &cik_ring_test, |
.ib_test = &cik_ib_test, |
.is_lockup = &cik_gfx_is_lockup, |
.vm_flush = &cik_vm_flush, |
.get_rptr = &cik_gfx_get_rptr, |
.get_wptr = &cik_gfx_get_wptr, |
.set_wptr = &cik_gfx_set_wptr, |
}; |
|
static struct radeon_asic_ring ci_cp_ring = { |
.ib_execute = &cik_ring_ib_execute, |
.ib_parse = &cik_ib_parse, |
.emit_fence = &cik_fence_compute_ring_emit, |
.emit_semaphore = &cik_semaphore_ring_emit, |
.cs_parse = NULL, |
.ring_test = &cik_ring_test, |
.ib_test = &cik_ib_test, |
.is_lockup = &cik_gfx_is_lockup, |
.vm_flush = &cik_vm_flush, |
.get_rptr = &cik_compute_get_rptr, |
.get_wptr = &cik_compute_get_wptr, |
.set_wptr = &cik_compute_set_wptr, |
}; |
|
static struct radeon_asic_ring ci_dma_ring = { |
.ib_execute = &cik_sdma_ring_ib_execute, |
.ib_parse = &cik_ib_parse, |
.emit_fence = &cik_sdma_fence_ring_emit, |
.emit_semaphore = &cik_sdma_semaphore_ring_emit, |
.cs_parse = NULL, |
.ring_test = &cik_sdma_ring_test, |
.ib_test = &cik_sdma_ib_test, |
.is_lockup = &cik_sdma_is_lockup, |
.vm_flush = &cik_dma_vm_flush, |
.get_rptr = &cik_sdma_get_rptr, |
.get_wptr = &cik_sdma_get_wptr, |
.set_wptr = &cik_sdma_set_wptr, |
}; |
|
static struct radeon_asic_ring ci_vce_ring = { |
.ib_execute = &radeon_vce_ib_execute, |
.emit_fence = &radeon_vce_fence_emit, |
.emit_semaphore = &radeon_vce_semaphore_emit, |
.cs_parse = &radeon_vce_cs_parse, |
.ring_test = &radeon_vce_ring_test, |
.ib_test = &radeon_vce_ib_test, |
.is_lockup = &radeon_ring_test_lockup, |
.get_rptr = &vce_v1_0_get_rptr, |
.get_wptr = &vce_v1_0_get_wptr, |
.set_wptr = &vce_v1_0_set_wptr, |
}; |
|
static struct radeon_asic ci_asic = { |
.init = &cik_init, |
// .fini = &si_fini, |
// .suspend = &si_suspend, |
// .resume = &si_resume, |
.asic_reset = &cik_asic_reset, |
// .vga_set_state = &r600_vga_set_state, |
.mmio_hdp_flush = &r600_mmio_hdp_flush, |
.gui_idle = &r600_gui_idle, |
.mc_wait_for_idle = &evergreen_mc_wait_for_idle, |
.get_xclk = &cik_get_xclk, |
.get_gpu_clock_counter = &cik_get_gpu_clock_counter, |
.gart = { |
.tlb_flush = &cik_pcie_gart_tlb_flush, |
.set_page = &rs600_gart_set_page, |
}, |
[R600_RING_TYPE_UVD_INDEX] = { |
// .ib_execute = &r600_uvd_ib_execute, |
// .emit_fence = &r600_uvd_fence_emit, |
// .emit_semaphore = &cayman_uvd_semaphore_emit, |
// .cs_parse = &radeon_uvd_cs_parse, |
// .ring_test = &r600_uvd_ring_test, |
// .ib_test = &r600_uvd_ib_test, |
// .is_lockup = &radeon_ring_test_lockup, |
} |
.vm = { |
.init = &cik_vm_init, |
.fini = &cik_vm_fini, |
.copy_pages = &cik_sdma_vm_copy_pages, |
.write_pages = &cik_sdma_vm_write_pages, |
.set_pages = &cik_sdma_vm_set_pages, |
.pad_ib = &cik_sdma_vm_pad_ib, |
}, |
.ring = { |
[RADEON_RING_TYPE_GFX_INDEX] = &ci_gfx_ring, |
[CAYMAN_RING_TYPE_CP1_INDEX] = &ci_cp_ring, |
[CAYMAN_RING_TYPE_CP2_INDEX] = &ci_cp_ring, |
[R600_RING_TYPE_DMA_INDEX] = &ci_dma_ring, |
[CAYMAN_RING_TYPE_DMA1_INDEX] = &ci_dma_ring, |
[R600_RING_TYPE_UVD_INDEX] = &cayman_uvd_ring, |
[TN_RING_TYPE_VCE1_INDEX] = &ci_vce_ring, |
[TN_RING_TYPE_VCE2_INDEX] = &ci_vce_ring, |
}, |
.irq = { |
.set = &si_irq_set, |
.process = &si_irq_process, |
.set = &cik_irq_set, |
.process = &cik_irq_process, |
}, |
.display = { |
.bandwidth_update = &dce6_bandwidth_update, |
.bandwidth_update = &dce8_bandwidth_update, |
.get_vblank_counter = &evergreen_get_vblank_counter, |
.wait_for_vblank = &dce4_wait_for_vblank, |
// .set_backlight_level = &atombios_set_backlight_level, |
// .get_backlight_level = &atombios_get_backlight_level, |
.set_backlight_level = &atombios_set_backlight_level, |
.get_backlight_level = &atombios_get_backlight_level, |
.hdmi_enable = &evergreen_hdmi_enable, |
.hdmi_setmode = &evergreen_hdmi_setmode, |
}, |
.copy = { |
.blit = NULL, |
.blit = &cik_copy_cpdma, |
.blit_ring_index = RADEON_RING_TYPE_GFX_INDEX, |
.dma = &si_copy_dma, |
.dma = &cik_copy_dma, |
.dma_ring_index = R600_RING_TYPE_DMA_INDEX, |
.copy = &si_copy_dma, |
.copy = &cik_copy_dma, |
.copy_ring_index = R600_RING_TYPE_DMA_INDEX, |
}, |
.surface = { |
1880,27 → 2055,154 |
.set_polarity = &evergreen_hpd_set_polarity, |
}, |
.pm = { |
// .misc = &evergreen_pm_misc, |
// .prepare = &evergreen_pm_prepare, |
// .finish = &evergreen_pm_finish, |
// .init_profile = &sumo_pm_init_profile, |
// .get_dynpm_state = &r600_pm_get_dynpm_state, |
// .get_engine_clock = &radeon_atom_get_engine_clock, |
// .set_engine_clock = &radeon_atom_set_engine_clock, |
// .get_memory_clock = &radeon_atom_get_memory_clock, |
// .set_memory_clock = &radeon_atom_set_memory_clock, |
.misc = &evergreen_pm_misc, |
.prepare = &evergreen_pm_prepare, |
.finish = &evergreen_pm_finish, |
.init_profile = &sumo_pm_init_profile, |
.get_dynpm_state = &r600_pm_get_dynpm_state, |
.get_engine_clock = &radeon_atom_get_engine_clock, |
.set_engine_clock = &radeon_atom_set_engine_clock, |
.get_memory_clock = &radeon_atom_get_memory_clock, |
.set_memory_clock = &radeon_atom_set_memory_clock, |
.get_pcie_lanes = NULL, |
.set_pcie_lanes = NULL, |
.set_clock_gating = NULL, |
// .set_uvd_clocks = &si_set_uvd_clocks, |
.set_uvd_clocks = &cik_set_uvd_clocks, |
.set_vce_clocks = &cik_set_vce_clocks, |
.get_temperature = &ci_get_temp, |
}, |
.dpm = { |
.init = &ci_dpm_init, |
.setup_asic = &ci_dpm_setup_asic, |
.enable = &ci_dpm_enable, |
.late_enable = &ci_dpm_late_enable, |
.disable = &ci_dpm_disable, |
.pre_set_power_state = &ci_dpm_pre_set_power_state, |
.set_power_state = &ci_dpm_set_power_state, |
.post_set_power_state = &ci_dpm_post_set_power_state, |
.display_configuration_changed = &ci_dpm_display_configuration_changed, |
.fini = &ci_dpm_fini, |
.get_sclk = &ci_dpm_get_sclk, |
.get_mclk = &ci_dpm_get_mclk, |
.print_power_state = &ci_dpm_print_power_state, |
.debugfs_print_current_performance_level = &ci_dpm_debugfs_print_current_performance_level, |
.force_performance_level = &ci_dpm_force_performance_level, |
.vblank_too_short = &ci_dpm_vblank_too_short, |
.powergate_uvd = &ci_dpm_powergate_uvd, |
}, |
.pflip = { |
// .pre_page_flip = &evergreen_pre_page_flip, |
// .page_flip = &evergreen_page_flip, |
// .post_page_flip = &evergreen_post_page_flip, |
}, |
}; |
|
static struct radeon_asic kv_asic = { |
.init = &cik_init, |
// .fini = &si_fini, |
// .suspend = &si_suspend, |
// .resume = &si_resume, |
.asic_reset = &cik_asic_reset, |
// .vga_set_state = &r600_vga_set_state, |
.mmio_hdp_flush = &r600_mmio_hdp_flush, |
.gui_idle = &r600_gui_idle, |
.mc_wait_for_idle = &evergreen_mc_wait_for_idle, |
.get_xclk = &cik_get_xclk, |
.get_gpu_clock_counter = &cik_get_gpu_clock_counter, |
.gart = { |
.tlb_flush = &cik_pcie_gart_tlb_flush, |
.set_page = &rs600_gart_set_page, |
}, |
.vm = { |
.init = &cik_vm_init, |
.fini = &cik_vm_fini, |
.copy_pages = &cik_sdma_vm_copy_pages, |
.write_pages = &cik_sdma_vm_write_pages, |
.set_pages = &cik_sdma_vm_set_pages, |
.pad_ib = &cik_sdma_vm_pad_ib, |
}, |
.ring = { |
[RADEON_RING_TYPE_GFX_INDEX] = &ci_gfx_ring, |
[CAYMAN_RING_TYPE_CP1_INDEX] = &ci_cp_ring, |
[CAYMAN_RING_TYPE_CP2_INDEX] = &ci_cp_ring, |
[R600_RING_TYPE_DMA_INDEX] = &ci_dma_ring, |
[CAYMAN_RING_TYPE_DMA1_INDEX] = &ci_dma_ring, |
[R600_RING_TYPE_UVD_INDEX] = &cayman_uvd_ring, |
[TN_RING_TYPE_VCE1_INDEX] = &ci_vce_ring, |
[TN_RING_TYPE_VCE2_INDEX] = &ci_vce_ring, |
}, |
.irq = { |
.set = &cik_irq_set, |
.process = &cik_irq_process, |
}, |
.display = { |
.bandwidth_update = &dce8_bandwidth_update, |
.get_vblank_counter = &evergreen_get_vblank_counter, |
.wait_for_vblank = &dce4_wait_for_vblank, |
.set_backlight_level = &atombios_set_backlight_level, |
.get_backlight_level = &atombios_get_backlight_level, |
.hdmi_enable = &evergreen_hdmi_enable, |
.hdmi_setmode = &evergreen_hdmi_setmode, |
}, |
.copy = { |
.blit = &cik_copy_cpdma, |
.blit_ring_index = RADEON_RING_TYPE_GFX_INDEX, |
.dma = &cik_copy_dma, |
.dma_ring_index = R600_RING_TYPE_DMA_INDEX, |
.copy = &cik_copy_dma, |
.copy_ring_index = R600_RING_TYPE_DMA_INDEX, |
}, |
.surface = { |
.set_reg = r600_set_surface_reg, |
.clear_reg = r600_clear_surface_reg, |
}, |
.hpd = { |
.init = &evergreen_hpd_init, |
.fini = &evergreen_hpd_fini, |
.sense = &evergreen_hpd_sense, |
.set_polarity = &evergreen_hpd_set_polarity, |
}, |
.pm = { |
.misc = &evergreen_pm_misc, |
.prepare = &evergreen_pm_prepare, |
.finish = &evergreen_pm_finish, |
.init_profile = &sumo_pm_init_profile, |
.get_dynpm_state = &r600_pm_get_dynpm_state, |
.get_engine_clock = &radeon_atom_get_engine_clock, |
.set_engine_clock = &radeon_atom_set_engine_clock, |
.get_memory_clock = &radeon_atom_get_memory_clock, |
.set_memory_clock = &radeon_atom_set_memory_clock, |
.get_pcie_lanes = NULL, |
.set_pcie_lanes = NULL, |
.set_clock_gating = NULL, |
.set_uvd_clocks = &cik_set_uvd_clocks, |
.set_vce_clocks = &cik_set_vce_clocks, |
.get_temperature = &kv_get_temp, |
}, |
.dpm = { |
.init = &kv_dpm_init, |
.setup_asic = &kv_dpm_setup_asic, |
.enable = &kv_dpm_enable, |
.late_enable = &kv_dpm_late_enable, |
.disable = &kv_dpm_disable, |
.pre_set_power_state = &kv_dpm_pre_set_power_state, |
.set_power_state = &kv_dpm_set_power_state, |
.post_set_power_state = &kv_dpm_post_set_power_state, |
.display_configuration_changed = &kv_dpm_display_configuration_changed, |
.fini = &kv_dpm_fini, |
.get_sclk = &kv_dpm_get_sclk, |
.get_mclk = &kv_dpm_get_mclk, |
.print_power_state = &kv_dpm_print_power_state, |
.debugfs_print_current_performance_level = &kv_dpm_debugfs_print_current_performance_level, |
.force_performance_level = &kv_dpm_force_performance_level, |
.powergate_uvd = &kv_dpm_powergate_uvd, |
.enable_bapm = &kv_dpm_enable_bapm, |
}, |
.pflip = { |
// .pre_page_flip = &evergreen_pre_page_flip, |
// .page_flip = &evergreen_page_flip, |
}, |
}; |
|
/** |
* radeon_asic_init - register asic specific callbacks |
* |
1981,15 → 2283,14 |
rdev->asic = &r520_asic; |
break; |
case CHIP_R600: |
rdev->asic = &r600_asic; |
break; |
case CHIP_RV610: |
case CHIP_RV630: |
case CHIP_RV620: |
case CHIP_RV635: |
case CHIP_RV670: |
rdev->asic = &r600_asic; |
if (rdev->family == CHIP_R600) |
rdev->has_uvd = false; |
else |
rdev->asic = &rv6xx_asic; |
rdev->has_uvd = true; |
break; |
case CHIP_RS780: |
2063,8 → 2364,212 |
rdev->has_uvd = false; |
else |
rdev->has_uvd = true; |
switch (rdev->family) { |
case CHIP_TAHITI: |
rdev->cg_flags = |
RADEON_CG_SUPPORT_GFX_MGCG | |
RADEON_CG_SUPPORT_GFX_MGLS | |
/*RADEON_CG_SUPPORT_GFX_CGCG |*/ |
RADEON_CG_SUPPORT_GFX_CGLS | |
RADEON_CG_SUPPORT_GFX_CGTS | |
RADEON_CG_SUPPORT_GFX_CP_LS | |
RADEON_CG_SUPPORT_MC_MGCG | |
RADEON_CG_SUPPORT_SDMA_MGCG | |
RADEON_CG_SUPPORT_BIF_LS | |
RADEON_CG_SUPPORT_VCE_MGCG | |
RADEON_CG_SUPPORT_UVD_MGCG | |
RADEON_CG_SUPPORT_HDP_LS | |
RADEON_CG_SUPPORT_HDP_MGCG; |
rdev->pg_flags = 0; |
break; |
case CHIP_PITCAIRN: |
rdev->cg_flags = |
RADEON_CG_SUPPORT_GFX_MGCG | |
RADEON_CG_SUPPORT_GFX_MGLS | |
/*RADEON_CG_SUPPORT_GFX_CGCG |*/ |
RADEON_CG_SUPPORT_GFX_CGLS | |
RADEON_CG_SUPPORT_GFX_CGTS | |
RADEON_CG_SUPPORT_GFX_CP_LS | |
RADEON_CG_SUPPORT_GFX_RLC_LS | |
RADEON_CG_SUPPORT_MC_LS | |
RADEON_CG_SUPPORT_MC_MGCG | |
RADEON_CG_SUPPORT_SDMA_MGCG | |
RADEON_CG_SUPPORT_BIF_LS | |
RADEON_CG_SUPPORT_VCE_MGCG | |
RADEON_CG_SUPPORT_UVD_MGCG | |
RADEON_CG_SUPPORT_HDP_LS | |
RADEON_CG_SUPPORT_HDP_MGCG; |
rdev->pg_flags = 0; |
break; |
case CHIP_VERDE: |
rdev->cg_flags = |
RADEON_CG_SUPPORT_GFX_MGCG | |
RADEON_CG_SUPPORT_GFX_MGLS | |
/*RADEON_CG_SUPPORT_GFX_CGCG |*/ |
RADEON_CG_SUPPORT_GFX_CGLS | |
RADEON_CG_SUPPORT_GFX_CGTS | |
RADEON_CG_SUPPORT_GFX_CP_LS | |
RADEON_CG_SUPPORT_GFX_RLC_LS | |
RADEON_CG_SUPPORT_MC_LS | |
RADEON_CG_SUPPORT_MC_MGCG | |
RADEON_CG_SUPPORT_SDMA_MGCG | |
RADEON_CG_SUPPORT_BIF_LS | |
RADEON_CG_SUPPORT_VCE_MGCG | |
RADEON_CG_SUPPORT_UVD_MGCG | |
RADEON_CG_SUPPORT_HDP_LS | |
RADEON_CG_SUPPORT_HDP_MGCG; |
rdev->pg_flags = 0 | |
/*RADEON_PG_SUPPORT_GFX_PG | */ |
RADEON_PG_SUPPORT_SDMA; |
break; |
case CHIP_OLAND: |
rdev->cg_flags = |
RADEON_CG_SUPPORT_GFX_MGCG | |
RADEON_CG_SUPPORT_GFX_MGLS | |
/*RADEON_CG_SUPPORT_GFX_CGCG |*/ |
RADEON_CG_SUPPORT_GFX_CGLS | |
RADEON_CG_SUPPORT_GFX_CGTS | |
RADEON_CG_SUPPORT_GFX_CP_LS | |
RADEON_CG_SUPPORT_GFX_RLC_LS | |
RADEON_CG_SUPPORT_MC_LS | |
RADEON_CG_SUPPORT_MC_MGCG | |
RADEON_CG_SUPPORT_SDMA_MGCG | |
RADEON_CG_SUPPORT_BIF_LS | |
RADEON_CG_SUPPORT_UVD_MGCG | |
RADEON_CG_SUPPORT_HDP_LS | |
RADEON_CG_SUPPORT_HDP_MGCG; |
rdev->pg_flags = 0; |
break; |
case CHIP_HAINAN: |
rdev->cg_flags = |
RADEON_CG_SUPPORT_GFX_MGCG | |
RADEON_CG_SUPPORT_GFX_MGLS | |
/*RADEON_CG_SUPPORT_GFX_CGCG |*/ |
RADEON_CG_SUPPORT_GFX_CGLS | |
RADEON_CG_SUPPORT_GFX_CGTS | |
RADEON_CG_SUPPORT_GFX_CP_LS | |
RADEON_CG_SUPPORT_GFX_RLC_LS | |
RADEON_CG_SUPPORT_MC_LS | |
RADEON_CG_SUPPORT_MC_MGCG | |
RADEON_CG_SUPPORT_SDMA_MGCG | |
RADEON_CG_SUPPORT_BIF_LS | |
RADEON_CG_SUPPORT_HDP_LS | |
RADEON_CG_SUPPORT_HDP_MGCG; |
rdev->pg_flags = 0; |
break; |
default: |
rdev->cg_flags = 0; |
rdev->pg_flags = 0; |
break; |
} |
break; |
case CHIP_BONAIRE: |
case CHIP_HAWAII: |
rdev->asic = &ci_asic; |
rdev->num_crtc = 6; |
rdev->has_uvd = true; |
if (rdev->family == CHIP_BONAIRE) { |
rdev->cg_flags = |
RADEON_CG_SUPPORT_GFX_MGCG | |
RADEON_CG_SUPPORT_GFX_MGLS | |
/*RADEON_CG_SUPPORT_GFX_CGCG |*/ |
RADEON_CG_SUPPORT_GFX_CGLS | |
RADEON_CG_SUPPORT_GFX_CGTS | |
RADEON_CG_SUPPORT_GFX_CGTS_LS | |
RADEON_CG_SUPPORT_GFX_CP_LS | |
RADEON_CG_SUPPORT_MC_LS | |
RADEON_CG_SUPPORT_MC_MGCG | |
RADEON_CG_SUPPORT_SDMA_MGCG | |
RADEON_CG_SUPPORT_SDMA_LS | |
RADEON_CG_SUPPORT_BIF_LS | |
RADEON_CG_SUPPORT_VCE_MGCG | |
RADEON_CG_SUPPORT_UVD_MGCG | |
RADEON_CG_SUPPORT_HDP_LS | |
RADEON_CG_SUPPORT_HDP_MGCG; |
rdev->pg_flags = 0; |
} else { |
rdev->cg_flags = |
RADEON_CG_SUPPORT_GFX_MGCG | |
RADEON_CG_SUPPORT_GFX_MGLS | |
/*RADEON_CG_SUPPORT_GFX_CGCG |*/ |
RADEON_CG_SUPPORT_GFX_CGLS | |
RADEON_CG_SUPPORT_GFX_CGTS | |
RADEON_CG_SUPPORT_GFX_CP_LS | |
RADEON_CG_SUPPORT_MC_LS | |
RADEON_CG_SUPPORT_MC_MGCG | |
RADEON_CG_SUPPORT_SDMA_MGCG | |
RADEON_CG_SUPPORT_SDMA_LS | |
RADEON_CG_SUPPORT_BIF_LS | |
RADEON_CG_SUPPORT_VCE_MGCG | |
RADEON_CG_SUPPORT_UVD_MGCG | |
RADEON_CG_SUPPORT_HDP_LS | |
RADEON_CG_SUPPORT_HDP_MGCG; |
rdev->pg_flags = 0; |
} |
break; |
case CHIP_KAVERI: |
case CHIP_KABINI: |
case CHIP_MULLINS: |
rdev->asic = &kv_asic; |
/* set num crtcs */ |
if (rdev->family == CHIP_KAVERI) { |
rdev->num_crtc = 4; |
rdev->cg_flags = |
RADEON_CG_SUPPORT_GFX_MGCG | |
RADEON_CG_SUPPORT_GFX_MGLS | |
/*RADEON_CG_SUPPORT_GFX_CGCG |*/ |
RADEON_CG_SUPPORT_GFX_CGLS | |
RADEON_CG_SUPPORT_GFX_CGTS | |
RADEON_CG_SUPPORT_GFX_CGTS_LS | |
RADEON_CG_SUPPORT_GFX_CP_LS | |
RADEON_CG_SUPPORT_SDMA_MGCG | |
RADEON_CG_SUPPORT_SDMA_LS | |
RADEON_CG_SUPPORT_BIF_LS | |
RADEON_CG_SUPPORT_VCE_MGCG | |
RADEON_CG_SUPPORT_UVD_MGCG | |
RADEON_CG_SUPPORT_HDP_LS | |
RADEON_CG_SUPPORT_HDP_MGCG; |
rdev->pg_flags = 0; |
/*RADEON_PG_SUPPORT_GFX_PG | |
RADEON_PG_SUPPORT_GFX_SMG | |
RADEON_PG_SUPPORT_GFX_DMG | |
RADEON_PG_SUPPORT_UVD | |
RADEON_PG_SUPPORT_VCE | |
RADEON_PG_SUPPORT_CP | |
RADEON_PG_SUPPORT_GDS | |
RADEON_PG_SUPPORT_RLC_SMU_HS | |
RADEON_PG_SUPPORT_ACP | |
RADEON_PG_SUPPORT_SAMU;*/ |
} else { |
rdev->num_crtc = 2; |
rdev->cg_flags = |
RADEON_CG_SUPPORT_GFX_MGCG | |
RADEON_CG_SUPPORT_GFX_MGLS | |
/*RADEON_CG_SUPPORT_GFX_CGCG |*/ |
RADEON_CG_SUPPORT_GFX_CGLS | |
RADEON_CG_SUPPORT_GFX_CGTS | |
RADEON_CG_SUPPORT_GFX_CGTS_LS | |
RADEON_CG_SUPPORT_GFX_CP_LS | |
RADEON_CG_SUPPORT_SDMA_MGCG | |
RADEON_CG_SUPPORT_SDMA_LS | |
RADEON_CG_SUPPORT_BIF_LS | |
RADEON_CG_SUPPORT_VCE_MGCG | |
RADEON_CG_SUPPORT_UVD_MGCG | |
RADEON_CG_SUPPORT_HDP_LS | |
RADEON_CG_SUPPORT_HDP_MGCG; |
rdev->pg_flags = 0; |
/*RADEON_PG_SUPPORT_GFX_PG | |
RADEON_PG_SUPPORT_GFX_SMG | |
RADEON_PG_SUPPORT_UVD | |
RADEON_PG_SUPPORT_VCE | |
RADEON_PG_SUPPORT_CP | |
RADEON_PG_SUPPORT_GDS | |
RADEON_PG_SUPPORT_RLC_SMU_HS | |
RADEON_PG_SUPPORT_SAMU;*/ |
} |
rdev->has_uvd = true; |
break; |
default: |
/* FIXME: not supported yet */ |
return -EINVAL; |
} |