| 1,7 → 1,5 |
|---|
| /* SPARC ELF support for BFD. |
| Copyright 1996, 1997, 1998, 1999, 2000, 2001, 2003, 2008, 2010, |
| 2011 |
| Free Software Foundation, Inc. |
| Copyright (C) 1996-2015 Free Software Foundation, Inc. |
| By Doug Evans, Cygnus Support, <dje@cygnus.com>. |
| |
| This file is part of BFD, the Binary File Descriptor library. |
| 192,9 → 190,19 |
|---|
| { |
| /* 0-3 are generic. */ |
| Tag_GNU_Sparc_HWCAPS = 4, |
| Tag_GNU_Sparc_HWCAPS2 = 8 |
| }; |
| |
| /* These values match the AV_SPARC_* hwcap bits defined under Solaris. */ |
| /* Generally speaking the ELF_SPARC_HWCAP_* and ELF_SPARC_HWCAP2_* |
| values match the AV_SPARC_* and AV2_SPARC_* bits respectively. |
| |
| However Solaris 11 introduced a backwards-incompatible change |
| deprecating the RANDOM, TRANS and ASI_CACHE_SPARING bits in the |
| AT_SUNW_CAP_HW1 flags, reusing the bits for the unrelated hwcaps |
| FJATHHPC, FJDES and FJAES respectively. In GNU/Linux we opted to |
| keep the old hwcaps in Tag_GNU_Sparc_HWCAPS and allocate bits for |
| FJATHHPC, FJDES and JFAES in Tag_GNU_Sparc_HWCAPS2. */ |
| |
| #define ELF_SPARC_HWCAP_MUL32 0x00000001 /* umul/umulcc/smul/smulcc insns */ |
| #define ELF_SPARC_HWCAP_DIV32 0x00000002 /* udiv/udivcc/sdiv/sdivcc insns */ |
| #define ELF_SPARC_HWCAP_FSMULD 0x00000004 /* 'fsmuld' insn */ |
| 228,4 → 236,17 |
|---|
| #define ELF_SPARC_HWCAP_CBCOND 0x10000000 /* Compare and Branch insns */ |
| #define ELF_SPARC_HWCAP_CRC32C 0x20000000 /* CRC32C insn */ |
| |
| #define ELF_SPARC_HWCAP2_FJATHPLUS 0x00000001 /* Fujitsu Athena+ */ |
| #define ELF_SPARC_HWCAP2_VIS3B 0x00000002 /* Subset of VIS3 present on sparc64 X+ */ |
| #define ELF_SPARC_HWCAP2_ADP 0x00000004 /* Application Data Protection */ |
| #define ELF_SPARC_HWCAP2_SPARC5 0x00000008 /* The 29 new fp and sub instructions */ |
| #define ELF_SPARC_HWCAP2_MWAIT 0x00000010 /* mwait instruction and load/monitor ASIs */ |
| #define ELF_SPARC_HWCAP2_XMPMUL 0x00000020 /* XOR multiple precision multiply */ |
| #define ELF_SPARC_HWCAP2_XMONT 0x00000040 /* XOR Montgomery mult/sqr instructions */ |
| #define ELF_SPARC_HWCAP2_NSEC \ |
| 0x00000080 /* pause insn with support for nsec timings */ |
| #define ELF_SPARC_HWCAP2_FJATHHPC 0x00001000 /* Fujitsu HPC instrs */ |
| #define ELF_SPARC_HWCAP2_FJDES 0x00002000 /* Fujitsu DES instrs */ |
| #define ELF_SPARC_HWCAP2_FJAES 0x00010000 /* Fujitsu AES instrs */ |
| |
| #endif /* _ELF_SPARC_H */ |