Subversion Repositories Kolibri OS

;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

;;                                                              ;;

;; Copyright (C) KolibriOS team 2004-2021. All rights reserved. ;;

;; Distributed under terms of the GNU General Public License    ;;

;;                                                              ;;

;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

$Revision: 9038 $

dpl0    =  10010000b      ; data read       dpl0

drw0    =  10010010b      ; data read/write dpl0

drw3    =  11110010b      ; data read/write dpl3

cpl0    =  10011010b      ; code read dpl0

cpl3    =  11111010b      ; code read dpl3

D32     =  01000000b      ; 32bit segment

G32     =  10000000b      ; page gran

;;;;;;;;;;; task manager errors ;;;;;;;;;;

TASKMAN_ERROR_OUT_OF_MEMORY      = 30 ; 0x1E

TASKMAN_ERROR_NOT_A_EXECUTABLE   = 31 ; 0x1F

TASKMAN_ERROR_TOO_MANY_PROCESSES = 32 ; 0x20

;;;;;;;;;;;;cpu_caps flags;;;;;;;;;;;;;;;;

CPU_386        = 3

CPU_486        = 4

CPU_PENTIUM    = 5

CPU_P6         = 6

CPU_PENTIUM4   = 0x0F

CAPS_FPU       =    00 ;on-chip x87 floating point unit

CAPS_VME       =    01 ;virtual-mode enhancements

CAPS_DE        =    02 ;debugging extensions

CAPS_PSE       =    03 ;page-size extensions

CAPS_TSC       =    04 ;time stamp counter

CAPS_MSR       =    05 ;model-specific registers

CAPS_PAE       =    06 ;physical-address extensions

CAPS_MCE       =    07 ;machine check exception

CAPS_CX8       =    08 ;CMPXCHG8B instruction

CAPS_APIC      =    09 ;on-chip advanced programmable

                       ;interrupt controller

;                   10 ;unused

CAPS_SEP       =    11 ;SYSENTER and SYSEXIT instructions

CAPS_MTRR      =    12 ;memory-type range registers

CAPS_PGE       =    13 ;page global extension

CAPS_MCA       =    14 ;machine check architecture

CAPS_CMOV      =    15 ;conditional move instructions

CAPS_PAT       =    16 ;page attribute table

CAPS_PSE36     =    17 ;page-size extensions

CAPS_PSN       =    18 ;processor serial number

CAPS_CLFLUSH   =    19 ;CLFUSH instruction

CAPS_DS        =    21 ;debug store

CAPS_ACPI      =    22 ;thermal monitor and software

                       ;controlled clock supported

CAPS_MMX       =    23 ;MMX instructions

CAPS_FXSR      =    24 ;FXSAVE and FXRSTOR instructions

CAPS_SSE       =    25 ;SSE instructions

CAPS_SSE2      =    26 ;SSE2 instructions

CAPS_SS        =    27 ;self-snoop

CAPS_HTT       =    28 ;hyper-threading technology

CAPS_TM        =    29 ;thermal monitor supported

CAPS_IA64      =    30 ;IA64 capabilities

CAPS_PBE       =    31 ;pending break enable

;ecx

CAPS_SSE3      =    32 ;SSE3 instructions

;                   33

;                   34

CAPS_MONITOR   =    35 ;MONITOR/MWAIT instructions

CAPS_DS_CPL    =    36 ;

CAPS_VMX       =    37 ;virtual mode extensions

;                   38 ;

CAPS_EST       =    39 ;enhansed speed step

CAPS_TM2       =    40 ;thermal monitor2 supported

;                   41

CAPS_CID       =    42 ;

;                   43

;                   44

CAPS_CX16      =    45 ;CMPXCHG16B instruction

CAPS_xTPR      =    46 ;

CAPS_XSAVE     =    32 + 26 ; XSAVE and XRSTOR instructions

CAPS_OSXSAVE   =    32 + 27

; A value of 1 indicates that the OS has set CR4.OSXSAVE[bit 18] to enable

; XSETBV/XGETBV instructions to access XCR0 and to support processor extended

; state management using XSAVE/XRSTOR.

CAPS_AVX       =    32 + 28 ; not AVX2

;

;reserved

;

;ext edx /ecx

CAPS_SYSCAL    =    64 ;

CAPS_XD        =    65 ;execution disable

CAPS_FFXSR     =    66 ;

CAPS_RDTSCP    =    67 ;

CAPS_X64       =    68 ;

CAPS_3DNOW     =    69 ;

CAPS_3DNOWEXT  =    70 ;

CAPS_LAHF      =    71 ;

CAPS_CMP_LEG   =    72 ;

CAPS_SVM       =    73 ;secure virual machine

CAPS_ALTMOVCR8 =    74 ;

; CPU MSR names

MSR_SYSENTER_CS         =     0x174

MSR_SYSENTER_ESP        =     0x175

MSR_SYSENTER_EIP        =     0x176

MSR_CR_PAT              =     0x277

MSR_MTRR_DEF_TYPE       =     0x2FF

MSR_AMD_EFER            =     0xC0000080      ; Extended Feature Enable Register

MSR_AMD_STAR            =     0xC0000081      ; SYSCALL/SYSRET Target Address Register

CR0_PE         =    0x00000001   ;protected mode

CR0_MP         =    0x00000002   ;monitor fpu

CR0_EM         =    0x00000004   ;fpu emulation

CR0_TS         =    0x00000008   ;task switch

CR0_ET         =    0x00000010   ;extension type hardcoded to 1

CR0_NE         =    0x00000020   ;numeric error

CR0_WP         =    0x00010000   ;write protect

CR0_AM         =    0x00040000   ;alignment check

CR0_NW         =    0x20000000   ;not write-through

CR0_CD         =    0x40000000   ;cache disable

CR0_PG         =    0x80000000   ;paging

CR4_VME        =    0x000001

CR4_PVI        =    0x000002

CR4_TSD        =    0x000004

CR4_DE         =    0x000008

CR4_PSE        =    0x000010

CR4_PAE        =    0x000020

CR4_MCE        =    0x000040

CR4_PGE        =    0x000080

CR4_PCE        =    0x000100

CR4_OSFXSR     =    0x000200

CR4_OSXMMEXPT  =    0x000400

CR4_OSXSAVE    =    0x040000

XCR0_FPU_MMX   =    0x0001

XCR0_SSE       =    0x0002

XCR0_AVX       =    0x0004

XCR0_MPX       =    0x0018

XCR0_AVX512    =    0x00e0

MXCSR_IE       =    0x0001

MXCSR_DE       =    0x0002

MXCSR_ZE       =    0x0004

MXCSR_OE       =    0x0008

MXCSR_UE       =    0x0010

MXCSR_PE       =    0x0020

MXCSR_DAZ      =    0x0040

MXCSR_IM       =    0x0080

MXCSR_DM       =    0x0100

MXCSR_ZM       =    0x0200

MXCSR_OM       =    0x0400

MXCSR_UM       =    0x0800

MXCSR_PM       =    0x1000

MXCSR_FZ       =    0x8000

MXCSR_INIT     = MXCSR_IM + MXCSR_DM + MXCSR_ZM + MXCSR_OM + MXCSR_UM + MXCSR_PM

EFLAGS_CF      =    0x000001  ; carry flag

EFLAGS_PF      =    0x000004  ; parity flag

EFLAGS_AF      =    0x000010  ; auxiliary flag

EFLAGS_ZF      =    0x000040  ; zero flag

EFLAGS_SF      =    0x000080  ; sign flag

EFLAGS_TF      =    0x000100  ; trap flag

EFLAGS_IF      =    0x000200  ; interrupt flag

EFLAGS_DF      =    0x000400  ; direction flag

EFLAGS_OF      =    0x000800  ; overflow flag

EFLAGS_IOPL    =    0x003000  ; i/o priviledge level

EFLAGS_NT      =    0x004000  ; nested task flag

EFLAGS_RF      =    0x010000  ; resume flag

EFLAGS_VM      =    0x020000  ; virtual 8086 mode flag

EFLAGS_AC      =    0x040000  ; alignment check flag

EFLAGS_VIF     =    0x080000  ; virtual interrupt flag

EFLAGS_VIP     =    0x100000  ; virtual interrupt pending

EFLAGS_ID      =    0x200000  ; id flag

IRQ_PIC        =    0

IRQ_APIC       =    1

struct  TSS

        _back       rw 2

        _esp0       rd 1

        _ss0        rw 2

        _esp1       rd 1

        _ss1        rw 2

        _esp2       rd 1

        _ss2        rw 2

        _cr3        rd 1

        _eip        rd 1

        _eflags     rd 1

        _eax        rd 1

        _ecx        rd 1

        _edx        rd 1

        _ebx        rd 1

        _esp        rd 1

        _ebp        rd 1

        _esi        rd 1

        _edi        rd 1

        _es         rw 2

        _cs         rw 2

        _ss         rw 2

        _ds         rw 2

        _fs         rw 2

        _gs         rw 2

        _ldt        rw 2

        _trap       rw 1

        _io         rw 1

                    rb 24

        _io_map_0   rb 4096

        _io_map_1   rb 4096

ends

DRIVE_DATA_SIZE     = 16

OS_BASE             = 0x80000000

window_data         = OS_BASE + 0x0001000