Subversion Repositories Kolibri OS

;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

;;                                                                 ;;

;; Copyright (C) KolibriOS team 2004-2010. All rights reserved.    ;;

;; Distributed under terms of the GNU General Public License       ;;

;;                                                                 ;;

;;  Realtek 8139 driver for KolibriOS                              ;;

;;                                                                 ;;

;;  based on RTL8139.asm driver for menuetos                       ;;

;;  and realtek8139.asm for SolarOS by Eugen Brasoveanu            ;;

;;                                                                 ;;

;;    Written by hidnplayr@kolibrios.org                           ;;

;;                                                                 ;;

;;          GNU GENERAL PUBLIC LICENSE                             ;;

;;             Version 2, June 1991                                ;;

;;                                                                 ;;

;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

format MS COFF

	API_VERSION		equ 0x01000100

	DRIVER_VERSION		equ 5

	MAX_DEVICES		equ 16

	DEBUG			equ 1

	__DEBUG__		equ 1

	__DEBUG_LEVEL__ 	equ 2

include 'proc32.inc'

include 'imports.inc'

include 'fdo.inc'

include 'netdrv.inc'

public START

public service_proc

public version

	REG_IDR0		equ 0x00

	REG_MAR0		equ 0x08 ; multicast filter register 0

	REG_MAR4		equ 0x0c ; multicast filter register 4

	REG_TSD0		equ 0x10 ; transmit status of descriptor

	REG_TSAD0		equ 0x20 ; transmit start address of descriptor

	REG_RBSTART		equ 0x30 ; RxBuffer start address

	REG_COMMAND		equ 0x37 ; command register

	REG_CAPR		equ 0x38 ; current address of packet read (word) R/W

	REG_IMR 		equ 0x3c ; interrupt mask register

	REG_ISR 		equ 0x3e ; interrupt status register

	REG_TXCONFIG		equ 0x40 ; transmit configuration register

	REG_RXCONFIG		equ 0x44 ; receive configuration register 0

	REG_MPC 		equ 0x4c ; missed packet counter

	REG_9346CR		equ 0x50 ; serial eeprom 93C46 command register

	REG_CONFIG1		equ 0x52 ; configuration register 1

	REG_MSR 		equ 0x58

	REG_CONFIG4		equ 0x5a ; configuration register 4

	REG_HLTCLK		equ 0x5b ; undocumented halt clock register

	REG_BMCR		equ 0x62 ; basic mode control register

	REG_ANAR		equ 0x66 ; auto negotiation advertisement register

	REG_9346CR_WE		equ 11b SHL 6

	BIT_RUNT		equ 4 ; total packet length < 64 bytes

	BIT_LONG		equ 3 ; total packet length > 4k

	BIT_CRC 		equ 2 ; crc error occured

	BIT_FAE 		equ 1 ; frame alignment error occured

	BIT_ROK 		equ 0 ; received packet is ok

	BIT_RST 		equ 4 ; reset bit

	BIT_RE			equ 3 ; receiver enabled

	BIT_TE			equ 2 ; transmitter enabled

	BUFE			equ 1 ; rx buffer is empty, no packet stored

	BIT_ISR_TOK		equ 2 ; transmit ok

	BIT_ISR_RER		equ 1 ; receive error interrupt

	BIT_ISR_ROK		equ 0 ; receive ok

	BIT_TX_MXDMA		equ 8 ; Max DMA burst size per Tx DMA burst

	BIT_TXRR		equ 4 ; Tx Retry count 16+(TXRR*16)

	BIT_RXFTH		equ 13 ; Rx fifo threshold

	BIT_RBLEN		equ 11 ; Ring buffer length indicator

	BIT_RX_MXDMA		equ 8 ; Max DMA burst size per Rx DMA burst

	BIT_NOWRAP		equ 7 ; transfered data wrapping

	BIT_9356SEL		equ 6 ; eeprom selector 9346/9356

	BIT_AER 		equ 5 ; accept error packets

	BIT_AR			equ 4 ; accept runt packets

	BIT_AB			equ 3 ; accept broadcast packets

	BIT_AM			equ 2 ; accept multicast packets

	BIT_APM 		equ 1 ; accept physical match packets

	BIT_AAP 		equ 0 ; accept all packets

	BIT_93C46_EEM1		equ 7 ; RTL8139 eeprom operating mode1

	BIT_93C46_EEM0		equ 6 ; RTL8139 eeprom operating mode0

	BIT_93C46_EECS		equ 3 ; chip select

	BIT_93C46_EESK		equ 2 ; serial data clock

	BIT_93C46_EEDI		equ 1 ; serial data input

	BIT_93C46_EEDO		equ 0 ; serial data output

	BIT_LWACT		equ 4 ; see REG_CONFIG1

	BIT_SLEEP		equ 1 ; sleep bit at older chips

	BIT_PWRDWN		equ 0 ; power down bit at older chips

	BIT_PMEn		equ 0 ; power management enabled

	BIT_LWPTN		equ 2 ; see REG_CONFIG4

	BIT_ERTXTH		equ 16 ; early TX threshold

	BIT_TOK 		equ 15 ; transmit ok

	BIT_OWN 		equ 13 ; tx DMA operation is completed

	BIT_ANE 		equ 12 ; auto negotiation enable

	BIT_TXFD		equ 8 ; 100base-T full duplex

	BIT_TX			equ 7 ; 100base-T

	BIT_10FD		equ 6 ; 10base-T full duplex

	BIT_10			equ 5 ; 10base-T

	BIT_SELECTOR		equ 0 ; binary encoded selector CSMA/CD=00001

	BIT_IFG1		equ 25

	BIT_IFG0		equ 24

	RBLEN			equ 2 ; Receive buffer size: 0==8K 1==16k 2==32k 3==64k

	TXRR			equ 8 ; total retries = 16+(TXRR*16)

	TX_MXDMA		equ 6 ; 0=16 1=32 2=64 3=128 4=256 5=512 6=1024 7=2048

	ERTXTH			equ 8 ; in unit of 32 bytes e.g:(8*32)=256

	RX_MXDMA		equ 7 ; 0=16 1=32 2=64 3=128 4=256 5=512 6=1024 7=unlimited

	RXFTH			equ 7 ; 0=16 1=32 2=64 3=128 4=256 5=512 6=1024 7=no threshold

	RX_CONFIG		equ (RBLEN shl BIT_RBLEN) or \

				    (RX_MXDMA shl BIT_RX_MXDMA) or \

				    (1 shl BIT_NOWRAP) or \

				    (RXFTH shl BIT_RXFTH) or\

				    (1 shl BIT_AB) or \ 		; Accept broadcast packets

				    (1 shl BIT_APM) or \		; Accept physical match packets

				    (1 shl BIT_AER) or \		; Accept error packets

				    (1 shl BIT_AR) or \ 		; Accept Runt packets (smaller then 64 bytes)

				    (1 shl BIT_AM)			; Accept multicast packets

	RX_BUFFER_SIZE		equ (8192 shl RBLEN);+16

	MAX_ETH_FRAME_SIZE	equ 1516 ; exactly 1514 wthout CRC

	NUM_TX_DESC		equ 4

	EE_93C46_REG_ETH_ID	equ 7 ; MAC offset

	EE_93C46_READ_CMD	equ (6 shl 6) ; 110b + 6bit address

	EE_93C56_READ_CMD	equ (6 shl 8) ; 110b + 8bit address

	EE_93C46_CMD_LENGTH	equ 9  ; start bit + cmd + 6bit address

	EE_93C56_CMD_LENGTH	equ 11 ; start bit + cmd + 8bit ddress

	VER_RTL8139		equ 1100000b

	VER_RTL8139A		equ 1110000b

	VER_RTL8139AG		equ 1110100b

	VER_RTL8139B		equ 1111000b

	VER_RTL8130		equ VER_RTL8139B

	VER_RTL8139C		equ 1110100b

	VER_RTL8100		equ 1111010b

	VER_RTL8100B		equ 1110101b

	VER_RTL8139D		equ VER_RTL8100B

	VER_RTL8139CP		equ 1110110b

	VER_RTL8101		equ 1110111b

	IDX_RTL8139		equ 0

	IDX_RTL8139A		equ 1

	IDX_RTL8139B		equ 2

	IDX_RTL8139C		equ 3

	IDX_RTL8100		equ 4

	IDX_RTL8139D		equ 5

	IDX_RTL8139D		equ 6

	IDX_RTL8101		equ 7

	ISR_SERR		equ 1 SHL 15

	ISR_TIMEOUT		equ 1 SHL 14

	ISR_LENCHG		equ 1 SHL 13

	ISR_FIFOOVW		equ 1 SHL 6

	ISR_PUN 		equ 1 SHL 5

	ISR_RXOVW		equ 1 SHL 4

	ISR_TER 		equ 1 SHL 3

	ISR_TOK 		equ 1 SHL 2

	ISR_RER 		equ 1 SHL 1

	ISR_ROK 		equ 1 SHL 0

	INTERRUPT_MASK		equ ISR_ROK or \

				    ISR_RXOVW or \

				    ISR_PUN or \

				    ISR_FIFOOVW or \

				    ISR_LENCHG or \

				    ISR_TOK or \

				    ISR_TER

	TSR_OWN 		equ 1 SHL 13

	TSR_TUN 		equ 1 SHL 14

	TSR_TOK 		equ 1 SHL 15

	TSR_CDH 		equ 1 SHL 28

	TSR_OWC 		equ 1 SHL 29

	TSR_TABT		equ 1 SHL 30

	TSR_CRS 		equ 1 SHL 31

virtual at ebx

	device:

	ETH_DEVICE

	.rx_buffer	dd ?

	.tx_buffer	dd ?

	.rx_data_offset dd ?

	.io_addr	dd ?

	.curr_tx_desc	db ?

	.last_tx_desc	db ?

	.pci_bus	db ?

	.pci_dev	db ?

	.irq_line	db ?

	.hw_ver_id	db ?

	.TX_DESC	rd NUM_TX_DESC

	.size = $ - device

end virtual

section '.flat' code readable align 16

;;;;;;;;;;;;;;;;;;;;;;;;;;;;

;;                        ;;

;; proc START             ;;

;;                        ;;

;; (standard driver proc) ;;

;;;;;;;;;;;;;;;;;;;;;;;;;;;;

align 4

proc START stdcall, state:dword

	cmp [state], 1

	jne .exit

  .entry:

	DEBUGF	2,"Loading rtl8139 driver\n"

	stdcall RegService, my_service, service_proc

	ret

  .fail:

  .exit:

	xor eax, eax

	ret

endp

;;;;;;;;;;;;;;;;;;;;;;;;;;;;

;;                        ;;

;; proc SERVICE_PROC      ;;

;;                        ;;

;; (standard driver proc) ;;

;;;;;;;;;;;;;;;;;;;;;;;;;;;;

align 4

proc service_proc stdcall, ioctl:dword

	mov	edx, [ioctl]

	mov	eax, [IOCTL.io_code]

;------------------------------------------------------

	cmp	eax, 0 ;SRV_GETVERSION

	jne	@F

	cmp	[IOCTL.out_size], 4

	jl	.fail

	mov	eax, [IOCTL.output]

	mov	[eax], dword API_VERSION

	xor	eax, eax

	ret

;------------------------------------------------------

  @@:

	cmp	eax, 1 ;SRV_HOOK

	jne	.fail

	cmp	[IOCTL.inp_size], 3		  ; Data input must be at least 3 bytes

	jl	.fail

	mov	eax, [IOCTL.input]

	cmp	byte [eax], 1				; 1 means device number and bus number (pci) are given

	jne	.fail					; other types arent supported for this card yet

; check if the device is already listed

	mov	esi, device_list

	mov	ecx, [devices]

	test	ecx, ecx

	jz	.firstdevice

;        mov     eax, [IOCTL.input]                      ; get the pci bus and device numbers

	mov	ax , [eax+1]				;

  .nextdevice:

	mov	ebx, [esi]

	cmp	ax , word [device.pci_bus]		; compare with pci and device num in device list (notice the usage of word instead of byte)

	je	.find_devicenum 			; Device is already loaded, let's find it's device number

	add	esi, 4

	loop	.nextdevice

; This device doesnt have its own eth_device structure yet, lets create one

  .firstdevice:

	cmp	[devices], MAX_DEVICES			; First check if the driver can handle one more card

	jge	.fail

	allocate_and_clear ebx, device.size, .fail	; Allocate the buffer for device structure

; Fill in the direct call addresses into the struct

	mov	[device.reset], reset

	mov	[device.transmit], transmit

	mov	[device.get_MAC], read_mac

	mov	[device.set_MAC], write_mac

	mov	[device.unload], unload

	mov	[device.name], my_service

; save the pci bus and device numbers

	mov	eax, [IOCTL.input]

	mov	cl , [eax+1]

	mov	[device.pci_bus], cl

	mov	cl , [eax+2]

	mov	[device.pci_dev], cl

; Now, it's time to find the base io addres of the PCI device

	find_io [device.pci_bus], [device.pci_dev], [device.io_addr]

; We've found the io address, find IRQ now

	find_irq [device.pci_bus], [device.pci_dev], [device.irq_line]

	DEBUGF	2,"Hooking into device, dev:%x, bus:%x, irq:%x, addr:%x\n",\

	[device.pci_dev]:1,[device.pci_bus]:1,[device.irq_line]:1,[device.io_addr]:4

	allocate_and_clear [device.rx_buffer], (RX_BUFFER_SIZE+MAX_ETH_FRAME_SIZE), .err

   ;;     allocate_and_clear [device.tx_buffer], (TX_BUF_SIZE*NUM_TX_DESC), .err

; Ok, the eth_device structure is ready, let's probe the device

	call	probe							; this function will output in eax

	test	eax, eax

	jnz	.err							; If an error occured, exit

	mov	eax, [devices]						; Add the device structure to our device list

	mov	[device_list+4*eax], ebx				; (IRQ handler uses this list to find device)

	inc	[devices]						;

	mov	[device.type], NET_TYPE_ETH

	call	NetRegDev

	cmp	eax, -1

	je	.destroy

	ret

; If the device was already loaded, find the device number and return it in eax

  .find_devicenum:

	DEBUGF	2,"Trying to find device number of already registered device\n"

	call	NetPtrToNum						; This kernel procedure converts a pointer to device struct in ebx

									; into a device number in edi

	mov	eax, edi						; Application wants it in eax instead

	DEBUGF	2,"Kernel says: %u\n", eax

	ret

; If an error occured, remove all allocated data and exit (returning -1 in eax)

  .destroy:

	; todo: reset device into virgin state

  .err:

	stdcall KernelFree, dword [device.rx_buffer]

     ;;   stdcall KernelFree, dword [device.tx_buffer]

	stdcall KernelFree, ebx

  .fail:

	or	eax, -1

	ret

;------------------------------------------------------

endp

;;/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\;;

;;                                                                        ;;

;;        Actual Hardware dependent code starts here                      ;;

;;                                                                        ;;

;;/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\;;

align 4

unload:

	; TODO: (in this particular order)

	;

	; - Stop the device

	; - Detach int handler

	; - Remove device from local list (RTL8139_LIST)

	; - call unregister function in kernel

	; - Remove all allocated structures and buffers the card used

	or	eax,-1

ret

;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

;;

;;  probe: enables the device (if it really is RTL8139)

;;

;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

align 4

probe:

	DEBUGF	2,"Probing rtl8139 device: "

	make_bus_master [device.pci_bus], [device.pci_dev]

; get chip version

	set_io	0

	set_io	REG_TXCONFIG + 2

	in	ax , dx

	shr	ah , 2

	shr	ax , 6

	and	al , 01111111b

	mov	ecx, HW_VER_ARRAY_SIZE-1

  .chip_ver_loop:

	cmp	al , [hw_ver_array + ecx]

	je	.chip_ver_found

	dec	ecx

	jns	.chip_ver_loop

  .unknown:

	mov	ecx, 8

  .chip_ver_found:

	cmp	ecx, 8

	jg	.unknown

	mov	[device.hw_ver_id], cl

	mov	ecx, [crosslist + ecx*4]

	mov	[device.name], ecx

	DEBUGF	2,"Chip version: %s\n", ecx

; wake up the chip

	set_io	0

	set_io	REG_HLTCLK

	mov	al , 'R' ; run the clock

	out	dx , al

; unlock config and BMCR registers

	set_io	REG_9346CR

	mov	al , (1 shl BIT_93C46_EEM1) or (1 shl BIT_93C46_EEM0)

	out	dx , al

; enable power management

	set_io	REG_CONFIG1

	in	al , dx

	cmp	[device.hw_ver_id], IDX_RTL8139B

	jl	.old_chip

; set LWAKE pin to active high (default value).

; it is for Wake-On-LAN functionality of some motherboards.

; this signal is used to inform the motherboard to execute a wake-up process.

; only at newer chips.

	or	al , (1 shl BIT_PMEn)

	and	al , not (1 shl BIT_LWACT)

	out	dx , al

	set_io	REG_CONFIG4

	in	al , dx

	and	al , not (1 shl BIT_LWPTN)

	out	dx , al

	jmp	.finish_wake_up

  .old_chip:

; wake up older chips

	and	al , not ((1 shl BIT_SLEEP) or (1 shl BIT_PWRDWN))

	out	dx , al

  .finish_wake_up:

; lock config and BMCR registers

	xor	al , al

	set_io	0

	set_io	REG_9346CR

	out	dx , al

	DEBUGF	2,"done!\n"

;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

;;

;;   reset: Set up all registers and descriptors, clear some values

;;

;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

reset:

	DEBUGF	2,"Resetting rtl8139: "

; attach int handler

	movzx	eax, [device.irq_line]

	DEBUGF	1,"Attaching int handler to irq %x, ",eax:1

	stdcall AttachIntHandler, eax, int_handler, dword 0

	test	eax, eax

	jnz	@f

	DEBUGF	1,"\nCould not attach int handler!\n"

;        or      eax, -1

;        ret

       @@:

; reset chip

	DEBUGF	1,"Resetting chip\n"

	set_io	0

	set_io	REG_COMMAND

	mov	al , 1 shl BIT_RST

	out	dx , al

	mov	cx , 1000		; wait no longer for the reset

  .wait_for_reset:

	in	al , dx

	test	al , 1 shl BIT_RST

	jz	.reset_completed	; RST remains 1 during reset

	dec	cx

	jns	.wait_for_reset

  .reset_completed:

; unlock config and BMCR registers

	set_io	REG_9346CR

	mov	al , (1 shl BIT_93C46_EEM1) or (1 shl BIT_93C46_EEM0)

	out	dx , al

; initialize multicast registers (no filtering)

	mov	eax, 0xffffffff

	set_io	REG_MAR0

	out	dx , eax

	set_io	REG_MAR4

	out	dx , eax

; enable Rx/Tx

	mov	al , (1 shl BIT_RE) or (1 shl BIT_TE)

	set_io	REG_COMMAND

	out	dx , al

; 32k Rxbuffer, unlimited dma burst, no wrapping, no rx threshold

; accept broadcast packets, accept physical match packets

	mov	ax , RX_CONFIG

	set_io	REG_RXCONFIG

	out	dx , ax

; 1024 bytes DMA burst, total retries = 16 + 8 * 16 = 144

	mov	eax , (TX_MXDMA shl BIT_TX_MXDMA) or (TXRR shl BIT_TXRR) or BIT_IFG1 or BIT_IFG0

	set_io	REG_TXCONFIG

	out	dx , eax

; enable auto negotiation

	set_io	REG_BMCR

	in	ax , dx

	or	ax , (1 shl BIT_ANE)

	out	dx , ax

; set auto negotiation advertisement

	set_io	REG_ANAR

	in	ax , dx

	or	ax , (1 shl BIT_SELECTOR) or (1 shl BIT_10) or (1 shl BIT_10FD) or (1 shl BIT_TX) or (1 shl BIT_TXFD)

	out	dx , ax

; lock config and BMCR registers

	xor	eax, eax

	set_io	REG_9346CR

	out	dx , al

; init RX/TX pointers

	mov	[device.rx_data_offset], eax

	mov	[device.curr_tx_desc], al

	mov	[device.last_tx_desc], al

; clear packet/byte counters

	lea	edi, [device.bytes_tx]

	mov	ecx, 6

	rep	stosd

; clear missing packet counter

	set_io	REG_MPC

	out	dx , eax

; set RxBuffer address, init RX buffer offset

	mov	eax, [device.rx_buffer]

	call	GetPgAddr

;        set_io  0

	set_io	REG_RBSTART

	out	dx , eax

; Read MAC address

	call	read_mac

; enable interrupts

	set_io	0

	set_io	REG_IMR

	mov	eax, INTERRUPT_MASK

	out	dx , ax

; Set the mtu, kernel will be able to send now

	mov	[device.mtu], 1514

; Indicate that we have successfully reset the card

	DEBUGF	2,"Done!\n"

	xor	eax, eax

	ret

;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

;;                                         ;;

;; Transmit                                ;;

;;                                         ;;

;; In: buffer pointer in [esp+4]           ;;

;;     size of buffer in [esp+8]           ;;

;;     pointer to device structure in ebx  ;;

;;                                         ;;

;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

align 4

transmit:

	DEBUGF	1,"Transmitting packet, buffer:%x, size:%u\n",[esp+4],[esp+8]

	mov	eax, [esp+4]

	DEBUGF	1,"To: %x-%x-%x-%x-%x-%x From: %x-%x-%x-%x-%x-%x Type:%x%x\n",\

	[eax+00]:2,[eax+01]:2,[eax+02]:2,[eax+03]:2,[eax+04]:2,[eax+05]:2,\

	[eax+06]:2,[eax+07]:2,[eax+08]:2,[eax+09]:2,[eax+10]:2,[eax+11]:2,\

	[eax+13]:2,[eax+12]:2

	cmp	dword [esp+8], MAX_ETH_FRAME_SIZE

	jg	.fail

	cmp	dword [esp+8], 60

	jl	.fail

; check if we own the discriptor

	set_io	0

	movzx	ecx, [device.curr_tx_desc]

	shl	ecx, 2

	lea	edx, [edx+ecx+REG_TSD0]

	in	ax, dx

	test	ax, (1 shl BIT_OWN)

	jz	.wait_to_send

  .send_packet:

; Set the buffer address

	set_io	0

	lea	edx, [edx+ecx+REG_TSAD0]

	mov	eax, [esp+4]

	mov	[device.TX_DESC+ecx], eax

	GetRealAddr

	out	dx, eax

; And the size of the buffer

	set_io	0

	lea	edx, [edx+ecx+REG_TSD0]

	mov	eax, [esp+8]

;        or      eax, (ERTXTH shl BIT_ERTXTH)    ; Early threshold

	out	dx , eax

; Update stats

	inc	[device.packets_tx]

	add	dword [device.bytes_tx], eax

	adc	dword [device.bytes_tx + 4], 0

; get next descriptor

	inc	[device.curr_tx_desc]

	and	[device.curr_tx_desc], 3

	DEBUGF	1,"Packet Sent! "

	xor	eax, eax

	ret	8

  .wait_to_send:

	DEBUGF	1,"Waiting for timeout\n"

	mov	esi, 30

	stdcall Sleep

	in	ax, dx

	test	ax, (1 shl BIT_OWN)

	jnz	.send_packet

	pusha

	call	reset				 ; if chip hung, reset it

	popa

	jmp	.send_packet

  .fail:

	DEBUGF	1,"failed!\n"

	stdcall KernelFree, [esp+4]

	ret	8

;;;;;;;;;;;;;;;;;;;;;;;

;;                   ;;

;; Interrupt handler ;;

;;                   ;;

;;;;;;;;;;;;;;;;;;;;;;;

align 4

int_handler:

	DEBUGF	1,"IRQ %x\n", eax:2		      ; no, you cant replace 'eax:2' with 'al', this must be a bug in FDO

; find pointer of device wich made IRQ occur

	mov	esi, device_list

	mov	ecx, [devices]

	test	ecx, ecx

	jz	.fail

.nextdevice:

	mov	ebx, dword [esi]

	set_io	0

	set_io	REG_ISR

	in	ax , dx

	out	dx , ax 			    ; send it back to ACK

	add	esi, 4

	test	ax , ax

	jnz	.got_it

	dec	ecx

	jnz	.nextdevice

	ret					    ; If no device was found, abort (The irq was probably for a device, not registered to this driver)

  .got_it:

; looks like we've found it!

; Lets found out why the irq occured then..

;----------------------------------------------------

; Received packet ok?

	test	ax, ISR_ROK

	jz	@f

	push	ax

  .receive:

	set_io	0

	set_io	REG_COMMAND

	in	al , dx

	test	al , BUFE			    ; test if RX buffer is empty

	jnz	.finish 			    ;

	DEBUGF	1,"RX: "

	mov	eax, [device.rx_buffer]

	add	eax, [device.rx_data_offset]

	test	byte [eax], (1 shl BIT_ROK)	    ; check if packet is ok

	jz	.reset_rx

; packet is ok, copy it

	movzx	ecx, word [eax+2]		    ; packet length

; Update stats

	add	dword [device.bytes_rx], ecx

	adc	dword [device.bytes_rx + 4], 0

	inc	dword [device.packets_rx]

	sub	ecx, 4				    ; don't copy CRC

	DEBUGF	1,"Received %u bytes\n", ecx

	push	ebx eax ecx

	stdcall KernelAlloc, ecx		    ; Allocate a buffer to put packet into

	pop	ecx

	test	eax, eax			    ; Test if we allocated succesfully

	jz	.abort

	mov	edi, eax			    ; Where we will copy too

	mov	esi, [esp]			    ; The buffer we will copy from

	add	esi, 4				    ; Dont copy CRC

	push	dword .abort			    ; Kernel will return to this address after EthReceiver

	push	ecx edi 			    ; Save buffer pointer and size, to pass to kernel

  .copy:

	shr	ecx, 1

	jnc	.nb

	movsb

  .nb:

	shr	ecx, 1

	jnc	.nw

	movsw

  .nw:

	jz	.nd

	rep	movsd

  .nd:

	jmp	EthReceiver			    ; Send it to kernel

  .abort:

	pop	eax ebx

						    ; update eth_data_start_offset

	movzx	eax, word [eax+2]		    ; packet length

	add	eax, [device.rx_data_offset]

	add	eax, 4+3			    ; packet header is 4 bytes long + dword alignment

	and	eax, not 3			    ; dword alignment

	cmp	eax, RX_BUFFER_SIZE

	jl	.no_wrap

	DEBUGF	2,"Wrapping"

	sub	eax, RX_BUFFER_SIZE

  .no_wrap:

	mov	[device.rx_data_offset], eax

	DEBUGF	1,"New RX ptr: %d ", eax

	set_io	0

	set_io	REG_CAPR			    ; update 'Current Address of Packet Read register'

	sub	eax, 0x10			    ; value 0x10 is a constant for CAPR

	out	dx , ax

	jmp	.receive			    ; check for multiple packets

  .reset_rx:

	test	byte [eax], (1 shl BIT_CRC)

	jz	.no_crc_error

	DEBUGF	2,"\nCRC error!\n"

  .no_crc_error:

	test	byte [eax], (1 shl BIT_FAE)

	jz	.no_fae_error

	DEBUGF	1,"\nFrame alignment error!\n"

  .no_fae_error:

	DEBUGF	1,"Reset RX\n"

	in	al , dx 			    ; read command register

	push	ax

	and	al , not (1 shl BIT_RE) 	    ; Clear the RE bit

	out	dx , al

	pop	ax

	out	dx , al 			    ; write original command back

	add	edx, REG_RXCONFIG - REG_COMMAND     ; Restore RX configuration

	mov	ax , RX_CONFIG

	out	dx , ax

  .finish:

	pop	ax

;----------------------------------------------------

; Transmit error ?

  @@:

	test	ax, ISR_TER

	jz	@f

	DEBUGF	1,"Transmit error\n"

;        push    ax

;        cmp     [device.curr_tx_desc], 4

;        jz      .notxd

;

;        set_io  0

;        movzx   ecx, [device.curr_tx_desc]

;        lea     edx, [edx+ecx*4+REG_TSD0]

;        in      eax, dx

;

;  .notxd:

;        test    eax, TSR_TUN

;        jz      .nobun

;        DEBUGF  2, "TX: FIFO Buffer underrun!\n"

;

;  .nobun:

;        test    eax, TSR_OWC

;        jz      .noowc

;        DEBUGF  2, "TX: OWC!\n"

;

;  .noowc:

;        test    eax, TSR_TABT

;        jz      .notabt

;        DEBUGF  2, "TX: TABT!\n"

;

;  .notabt:

;        test    eax, TSR_CRS

;        jz      .nocsl

;        DEBUGF  2, "TX: Carrier Sense Lost!\n"

;

;  .nocsl:

;        pop     ax

;----------------------------------------------------

; Transmit ok ?

  @@:

	test	ax, ISR_TOK

	jz	@f

	push	ax

	mov	si, 4

  .txdesloop:

	movzx	ecx, [device.last_tx_desc]

	shl	ecx, 2

	set_io	0

	set_io	REG_TSD0

	add	edx, ecx

	in	eax, dx

	test	eax, TSR_TOK

	jz	.notthisone

	mov	eax, TSR_OWN

	out	dx , eax

	DEBUGF	1,"TX OK: free buffer %x\n", [device.TX_DESC+ecx]:8

	stdcall KernelFree, [device.TX_DESC+ecx]

  .notthisone:

	inc	[device.last_tx_desc]

	and	[device.last_tx_desc], 3

	dec	si

	jnz	.txdesloop

  .done:

	pop	ax

;----------------------------------------------------

; Rx buffer overflow ?

  @@:

	test	ax, ISR_RXOVW

	jz	@f

	push	ax

	DEBUGF	2,"RX-buffer overflow!\n"

	set_io	0

	set_io	REG_ISR

	mov	ax , ISR_FIFOOVW or ISR_RXOVW

	out	dx , ax

	pop	ax

;----------------------------------------------------

; Packet underrun?

  @@:

	test	ax, ISR_PUN

	jz	@f

	DEBUGF	2,"Packet underrun!\n"

;----------------------------------------------------

; Receive FIFO overflow ?

  @@:

	test	ax, ISR_FIFOOVW

	jz	@f

	push	ax

	DEBUGF	2,"RX fifo overflow!\n"

	set_io	0

	set_io	REG_ISR

	mov	ax , ISR_FIFOOVW or ISR_RXOVW

	out	dx , ax

	pop	ax

;----------------------------------------------------

; Something about Cable changed ?

  @@:

	test	ax, ISR_LENCHG

	jz	.fail

	DEBUGF	2,"Cable changed!\n"

	call	cable

  .fail:

	ret

;;;;;;;;;;;;;;;;;;;;;;;;;

;;                     ;;

;; Update Cable status ;;

;;                     ;;

;;;;;;;;;;;;;;;;;;;;;;;;;

align 4

cable:

	DEBUGF	1,"Checking Cable status: "

	mov	edx, dword [device.io_addr]

	add	edx, REG_MSR

	in	al , dx

;        test    al , 1 SHL 2     ; 0 = link ok 1 = link fail

;        jnz     .notconnected

;        test    al , 1 SHL 3     ; 0 = 100 Mbps 1 = 10 Mbps

;        jnz     .10mbps

	shr	al, 2

	and	al, 3

	mov	byte [device.mode+3], al

	DEBUGF	1,"Done!\n"

ret

;;;;;;;;;;;;;;;;;;;;;;;

;;                   ;;

;; Write MAC address ;;

;;                   ;;

;;;;;;;;;;;;;;;;;;;;;;;

align 4

write_mac:	; in: mac pushed onto stack (as 3 words)

	DEBUGF	2,"Writing MAC: "

; disable all in command registers

	set_io	0

	set_io	REG_9346CR

	xor	eax, eax

	out	dx , al

	set_io	REG_IMR

	xor	eax, eax

	out	dx , ax

	set_io	REG_ISR

	mov	eax, -1

	out	dx , ax

; enable writing

	set_io	REG_9346CR

	mov	eax, REG_9346CR_WE

	out	dx , al

 ; write the mac ...

	set_io	REG_IDR0

	pop	eax

	out	dx , eax

	set_io	REG_IDR0+4

	xor	eax, eax

	pop	ax

	out	dx , eax

; disable writing

	set_io	REG_9346CR

	xor	eax, eax

	out	dx , al

	DEBUGF	2,"ok!\n"