Rev 5271 | Details | Compare with Previous | Last modification | View Log | RSS feed
Rev | Author | Line No. | Line |
---|---|---|---|
1128 | serge | 1 | /* |
2 | * Copyright 2008 Advanced Micro Devices, Inc. |
||
3 | * Copyright 2008 Red Hat Inc. |
||
4 | * Copyright 2009 Jerome Glisse. |
||
5 | * |
||
6 | * Permission is hereby granted, free of charge, to any person obtaining a |
||
7 | * copy of this software and associated documentation files (the "Software"), |
||
8 | * to deal in the Software without restriction, including without limitation |
||
9 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, |
||
10 | * and/or sell copies of the Software, and to permit persons to whom the |
||
11 | * Software is furnished to do so, subject to the following conditions: |
||
12 | * |
||
13 | * The above copyright notice and this permission notice shall be included in |
||
14 | * all copies or substantial portions of the Software. |
||
15 | * |
||
16 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR |
||
17 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, |
||
18 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL |
||
19 | * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR |
||
20 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, |
||
21 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR |
||
22 | * OTHER DEALINGS IN THE SOFTWARE. |
||
23 | * |
||
24 | * Authors: Dave Airlie |
||
25 | * Alex Deucher |
||
26 | * Jerome Glisse |
||
27 | */ |
||
2997 | Serge | 28 | #include |
1128 | serge | 29 | #include "radeon.h" |
1963 | serge | 30 | #include "radeon_asic.h" |
6104 | serge | 31 | #include "radeon_audio.h" |
1179 | serge | 32 | #include "atom.h" |
1221 | serge | 33 | #include "rs690d.h" |
1128 | serge | 34 | |
2997 | Serge | 35 | int rs690_mc_wait_for_idle(struct radeon_device *rdev) |
1128 | serge | 36 | { |
37 | unsigned i; |
||
38 | uint32_t tmp; |
||
39 | |||
40 | for (i = 0; i < rdev->usec_timeout; i++) { |
||
41 | /* read MC_STATUS */ |
||
1221 | serge | 42 | tmp = RREG32_MC(R_000090_MC_SYSTEM_STATUS); |
43 | if (G_000090_MC_SYSTEM_IDLE(tmp)) |
||
1128 | serge | 44 | return 0; |
1221 | serge | 45 | udelay(1); |
1128 | serge | 46 | } |
47 | return -1; |
||
48 | } |
||
49 | |||
1221 | serge | 50 | static void rs690_gpu_init(struct radeon_device *rdev) |
1128 | serge | 51 | { |
52 | /* FIXME: is this correct ? */ |
||
53 | r420_pipes_init(rdev); |
||
54 | if (rs690_mc_wait_for_idle(rdev)) { |
||
55 | printk(KERN_WARNING "Failed to wait MC idle while " |
||
56 | "programming pipes. Bad things might happen.\n"); |
||
57 | } |
||
58 | } |
||
59 | |||
1963 | serge | 60 | union igp_info { |
61 | struct _ATOM_INTEGRATED_SYSTEM_INFO info; |
||
62 | struct _ATOM_INTEGRATED_SYSTEM_INFO_V2 info_v2; |
||
63 | }; |
||
64 | |||
1179 | serge | 65 | void rs690_pm_info(struct radeon_device *rdev) |
66 | { |
||
67 | int index = GetIndexIntoMasterTable(DATA, IntegratedSystemInfo); |
||
1963 | serge | 68 | union igp_info *info; |
1179 | serge | 69 | uint16_t data_offset; |
70 | uint8_t frev, crev; |
||
71 | fixed20_12 tmp; |
||
72 | |||
1963 | serge | 73 | if (atom_parse_data_header(rdev->mode_info.atom_context, index, NULL, |
74 | &frev, &crev, &data_offset)) { |
||
75 | info = (union igp_info *)(rdev->mode_info.atom_context->bios + data_offset); |
||
76 | |||
6104 | serge | 77 | /* Get various system informations from bios */ |
78 | switch (crev) { |
||
79 | case 1: |
||
1963 | serge | 80 | tmp.full = dfixed_const(100); |
81 | rdev->pm.igp_sideport_mclk.full = dfixed_const(le32_to_cpu(info->info.ulBootUpMemoryClock)); |
||
82 | rdev->pm.igp_sideport_mclk.full = dfixed_div(rdev->pm.igp_sideport_mclk, tmp); |
||
83 | if (le16_to_cpu(info->info.usK8MemoryClock)) |
||
84 | rdev->pm.igp_system_mclk.full = dfixed_const(le16_to_cpu(info->info.usK8MemoryClock)); |
||
85 | else if (rdev->clock.default_mclk) { |
||
86 | rdev->pm.igp_system_mclk.full = dfixed_const(rdev->clock.default_mclk); |
||
87 | rdev->pm.igp_system_mclk.full = dfixed_div(rdev->pm.igp_system_mclk, tmp); |
||
88 | } else |
||
89 | rdev->pm.igp_system_mclk.full = dfixed_const(400); |
||
90 | rdev->pm.igp_ht_link_clk.full = dfixed_const(le16_to_cpu(info->info.usFSBClock)); |
||
91 | rdev->pm.igp_ht_link_width.full = dfixed_const(info->info.ucHTLinkWidth); |
||
6104 | serge | 92 | break; |
93 | case 2: |
||
1963 | serge | 94 | tmp.full = dfixed_const(100); |
95 | rdev->pm.igp_sideport_mclk.full = dfixed_const(le32_to_cpu(info->info_v2.ulBootUpSidePortClock)); |
||
96 | rdev->pm.igp_sideport_mclk.full = dfixed_div(rdev->pm.igp_sideport_mclk, tmp); |
||
97 | if (le32_to_cpu(info->info_v2.ulBootUpUMAClock)) |
||
98 | rdev->pm.igp_system_mclk.full = dfixed_const(le32_to_cpu(info->info_v2.ulBootUpUMAClock)); |
||
99 | else if (rdev->clock.default_mclk) |
||
100 | rdev->pm.igp_system_mclk.full = dfixed_const(rdev->clock.default_mclk); |
||
101 | else |
||
102 | rdev->pm.igp_system_mclk.full = dfixed_const(66700); |
||
103 | rdev->pm.igp_system_mclk.full = dfixed_div(rdev->pm.igp_system_mclk, tmp); |
||
104 | rdev->pm.igp_ht_link_clk.full = dfixed_const(le32_to_cpu(info->info_v2.ulHTLinkFreq)); |
||
105 | rdev->pm.igp_ht_link_clk.full = dfixed_div(rdev->pm.igp_ht_link_clk, tmp); |
||
106 | rdev->pm.igp_ht_link_width.full = dfixed_const(le16_to_cpu(info->info_v2.usMinHTLinkWidth)); |
||
6104 | serge | 107 | break; |
108 | default: |
||
109 | /* We assume the slower possible clock ie worst case */ |
||
1963 | serge | 110 | rdev->pm.igp_sideport_mclk.full = dfixed_const(200); |
111 | rdev->pm.igp_system_mclk.full = dfixed_const(200); |
||
112 | rdev->pm.igp_ht_link_clk.full = dfixed_const(1000); |
||
113 | rdev->pm.igp_ht_link_width.full = dfixed_const(8); |
||
6104 | serge | 114 | DRM_ERROR("No integrated system info for your GPU, using safe default\n"); |
115 | break; |
||
116 | } |
||
1963 | serge | 117 | } else { |
118 | /* We assume the slower possible clock ie worst case */ |
||
119 | rdev->pm.igp_sideport_mclk.full = dfixed_const(200); |
||
120 | rdev->pm.igp_system_mclk.full = dfixed_const(200); |
||
121 | rdev->pm.igp_ht_link_clk.full = dfixed_const(1000); |
||
122 | rdev->pm.igp_ht_link_width.full = dfixed_const(8); |
||
123 | DRM_ERROR("No integrated system info for your GPU, using safe default\n"); |
||
124 | } |
||
1179 | serge | 125 | /* Compute various bandwidth */ |
126 | /* k8_bandwidth = (memory_clk / 2) * 2 * 8 * 0.5 = memory_clk * 4 */ |
||
1963 | serge | 127 | tmp.full = dfixed_const(4); |
128 | rdev->pm.k8_bandwidth.full = dfixed_mul(rdev->pm.igp_system_mclk, tmp); |
||
1179 | serge | 129 | /* ht_bandwidth = ht_clk * 2 * ht_width / 8 * 0.8 |
130 | * = ht_clk * ht_width / 5 |
||
131 | */ |
||
1963 | serge | 132 | tmp.full = dfixed_const(5); |
133 | rdev->pm.ht_bandwidth.full = dfixed_mul(rdev->pm.igp_ht_link_clk, |
||
1179 | serge | 134 | rdev->pm.igp_ht_link_width); |
1963 | serge | 135 | rdev->pm.ht_bandwidth.full = dfixed_div(rdev->pm.ht_bandwidth, tmp); |
1179 | serge | 136 | if (tmp.full < rdev->pm.max_bandwidth.full) { |
137 | /* HT link is a limiting factor */ |
||
138 | rdev->pm.max_bandwidth.full = tmp.full; |
||
139 | } |
||
140 | /* sideport_bandwidth = (sideport_clk / 2) * 2 * 2 * 0.7 |
||
141 | * = (sideport_clk * 14) / 10 |
||
142 | */ |
||
1963 | serge | 143 | tmp.full = dfixed_const(14); |
144 | rdev->pm.sideport_bandwidth.full = dfixed_mul(rdev->pm.igp_sideport_mclk, tmp); |
||
145 | tmp.full = dfixed_const(10); |
||
146 | rdev->pm.sideport_bandwidth.full = dfixed_div(rdev->pm.sideport_bandwidth, tmp); |
||
1179 | serge | 147 | } |
148 | |||
2997 | Serge | 149 | static void rs690_mc_init(struct radeon_device *rdev) |
1128 | serge | 150 | { |
1430 | serge | 151 | u64 base; |
3764 | Serge | 152 | uint32_t h_addr, l_addr; |
153 | unsigned long long k8_addr; |
||
1128 | serge | 154 | |
155 | rs400_gart_adjust_size(rdev); |
||
156 | rdev->mc.vram_is_ddr = true; |
||
6104 | serge | 157 | rdev->mc.vram_width = 128; |
1179 | serge | 158 | rdev->mc.real_vram_size = RREG32(RADEON_CONFIG_MEMSIZE); |
159 | rdev->mc.mc_vram_size = rdev->mc.real_vram_size; |
||
1963 | serge | 160 | rdev->mc.aper_base = pci_resource_start(rdev->pdev, 0); |
161 | rdev->mc.aper_size = pci_resource_len(rdev->pdev, 0); |
||
1430 | serge | 162 | rdev->mc.visible_vram_size = rdev->mc.aper_size; |
163 | base = RREG32_MC(R_000100_MCCFG_FB_LOCATION); |
||
164 | base = G_000100_MC_FB_START(base) << 16; |
||
1963 | serge | 165 | rdev->mc.igp_sideport_enabled = radeon_atombios_sideport_present(rdev); |
5078 | serge | 166 | /* Some boards seem to be configured for 128MB of sideport memory, |
167 | * but really only have 64MB. Just skip the sideport and use |
||
168 | * UMA memory. |
||
169 | */ |
||
170 | if (rdev->mc.igp_sideport_enabled && |
||
171 | (rdev->mc.real_vram_size == (384 * 1024 * 1024))) { |
||
172 | base += 128 * 1024 * 1024; |
||
173 | rdev->mc.real_vram_size -= 128 * 1024 * 1024; |
||
174 | rdev->mc.mc_vram_size = rdev->mc.real_vram_size; |
||
175 | } |
||
3764 | Serge | 176 | |
177 | /* Use K8 direct mapping for fast fb access. */ |
||
178 | rdev->fastfb_working = false; |
||
179 | h_addr = G_00005F_K8_ADDR_EXT(RREG32_MC(R_00005F_MC_MISC_UMA_CNTL)); |
||
180 | l_addr = RREG32_MC(R_00001E_K8_FB_LOCATION); |
||
181 | k8_addr = ((unsigned long long)h_addr) << 32 | l_addr; |
||
182 | #if defined(CONFIG_X86_32) && !defined(CONFIG_X86_PAE) |
||
183 | if (k8_addr + rdev->mc.visible_vram_size < 0x100000000ULL) |
||
184 | #endif |
||
185 | { |
||
186 | /* FastFB shall be used with UMA memory. Here it is simply disabled when sideport |
||
187 | * memory is present. |
||
188 | */ |
||
189 | if (rdev->mc.igp_sideport_enabled == false && radeon_fastfb == 1) { |
||
190 | DRM_INFO("Direct mapping: aper base at 0x%llx, replaced by direct mapping base 0x%llx.\n", |
||
191 | (unsigned long long)rdev->mc.aper_base, k8_addr); |
||
192 | rdev->mc.aper_base = (resource_size_t)k8_addr; |
||
193 | rdev->fastfb_working = true; |
||
194 | } |
||
195 | } |
||
196 | |||
1179 | serge | 197 | rs690_pm_info(rdev); |
1430 | serge | 198 | radeon_vram_location(rdev, &rdev->mc, base); |
1963 | serge | 199 | rdev->mc.gtt_base_align = rdev->mc.gtt_size - 1; |
1430 | serge | 200 | radeon_gtt_location(rdev, &rdev->mc); |
1963 | serge | 201 | radeon_update_bandwidth_info(rdev); |
1403 | serge | 202 | } |
203 | |||
1179 | serge | 204 | void rs690_line_buffer_adjust(struct radeon_device *rdev, |
205 | struct drm_display_mode *mode1, |
||
206 | struct drm_display_mode *mode2) |
||
207 | { |
||
208 | u32 tmp; |
||
1128 | serge | 209 | |
6104 | serge | 210 | /* Guess line buffer size to be 8192 pixels */ |
211 | u32 lb_size = 8192; |
||
212 | |||
1179 | serge | 213 | /* |
214 | * Line Buffer Setup |
||
215 | * There is a single line buffer shared by both display controllers. |
||
1221 | serge | 216 | * R_006520_DC_LB_MEMORY_SPLIT controls how that line buffer is shared between |
1179 | serge | 217 | * the display controllers. The paritioning can either be done |
218 | * manually or via one of four preset allocations specified in bits 1:0: |
||
219 | * 0 - line buffer is divided in half and shared between crtc |
||
220 | * 1 - D1 gets 3/4 of the line buffer, D2 gets 1/4 |
||
221 | * 2 - D1 gets the whole buffer |
||
222 | * 3 - D1 gets 1/4 of the line buffer, D2 gets 3/4 |
||
1221 | serge | 223 | * Setting bit 2 of R_006520_DC_LB_MEMORY_SPLIT controls switches to manual |
1179 | serge | 224 | * allocation mode. In manual allocation mode, D1 always starts at 0, |
225 | * D1 end/2 is specified in bits 14:4; D2 allocation follows D1. |
||
226 | */ |
||
1221 | serge | 227 | tmp = RREG32(R_006520_DC_LB_MEMORY_SPLIT) & C_006520_DC_LB_MEMORY_SPLIT; |
228 | tmp &= ~C_006520_DC_LB_MEMORY_SPLIT_MODE; |
||
1179 | serge | 229 | /* auto */ |
230 | if (mode1 && mode2) { |
||
231 | if (mode1->hdisplay > mode2->hdisplay) { |
||
232 | if (mode1->hdisplay > 2560) |
||
1221 | serge | 233 | tmp |= V_006520_DC_LB_MEMORY_SPLIT_D1_3Q_D2_1Q; |
1179 | serge | 234 | else |
1221 | serge | 235 | tmp |= V_006520_DC_LB_MEMORY_SPLIT_D1HALF_D2HALF; |
1179 | serge | 236 | } else if (mode2->hdisplay > mode1->hdisplay) { |
237 | if (mode2->hdisplay > 2560) |
||
1221 | serge | 238 | tmp |= V_006520_DC_LB_MEMORY_SPLIT_D1_1Q_D2_3Q; |
1179 | serge | 239 | else |
1221 | serge | 240 | tmp |= V_006520_DC_LB_MEMORY_SPLIT_D1HALF_D2HALF; |
1179 | serge | 241 | } else |
1221 | serge | 242 | tmp |= V_006520_DC_LB_MEMORY_SPLIT_D1HALF_D2HALF; |
1179 | serge | 243 | } else if (mode1) { |
1221 | serge | 244 | tmp |= V_006520_DC_LB_MEMORY_SPLIT_D1_ONLY; |
1179 | serge | 245 | } else if (mode2) { |
1221 | serge | 246 | tmp |= V_006520_DC_LB_MEMORY_SPLIT_D1_1Q_D2_3Q; |
1179 | serge | 247 | } |
1221 | serge | 248 | WREG32(R_006520_DC_LB_MEMORY_SPLIT, tmp); |
6104 | serge | 249 | |
250 | /* Save number of lines the linebuffer leads before the scanout */ |
||
251 | if (mode1) |
||
252 | rdev->mode_info.crtcs[0]->lb_vblank_lead_lines = DIV_ROUND_UP(lb_size, mode1->crtc_hdisplay); |
||
253 | |||
254 | if (mode2) |
||
255 | rdev->mode_info.crtcs[1]->lb_vblank_lead_lines = DIV_ROUND_UP(lb_size, mode2->crtc_hdisplay); |
||
1179 | serge | 256 | } |
257 | |||
258 | struct rs690_watermark { |
||
259 | u32 lb_request_fifo_depth; |
||
260 | fixed20_12 num_line_pair; |
||
261 | fixed20_12 estimated_width; |
||
262 | fixed20_12 worst_case_latency; |
||
263 | fixed20_12 consumption_rate; |
||
264 | fixed20_12 active_time; |
||
265 | fixed20_12 dbpp; |
||
266 | fixed20_12 priority_mark_max; |
||
267 | fixed20_12 priority_mark; |
||
268 | fixed20_12 sclk; |
||
269 | }; |
||
270 | |||
2997 | Serge | 271 | static void rs690_crtc_bandwidth_compute(struct radeon_device *rdev, |
6104 | serge | 272 | struct radeon_crtc *crtc, |
5078 | serge | 273 | struct rs690_watermark *wm, |
274 | bool low) |
||
1179 | serge | 275 | { |
276 | struct drm_display_mode *mode = &crtc->base.mode; |
||
277 | fixed20_12 a, b, c; |
||
278 | fixed20_12 pclk, request_fifo_depth, tolerable_latency, estimated_width; |
||
279 | fixed20_12 consumption_time, line_time, chunk_time, read_delay_latency; |
||
5078 | serge | 280 | fixed20_12 sclk, core_bandwidth, max_bandwidth; |
281 | u32 selected_sclk; |
||
1179 | serge | 282 | |
283 | if (!crtc->base.enabled) { |
||
284 | /* FIXME: wouldn't it better to set priority mark to maximum */ |
||
285 | wm->lb_request_fifo_depth = 4; |
||
286 | return; |
||
287 | } |
||
288 | |||
5078 | serge | 289 | if (((rdev->family == CHIP_RS780) || (rdev->family == CHIP_RS880)) && |
290 | (rdev->pm.pm_method == PM_METHOD_DPM) && rdev->pm.dpm_enabled) |
||
291 | selected_sclk = radeon_dpm_get_sclk(rdev, low); |
||
292 | else |
||
293 | selected_sclk = rdev->pm.current_sclk; |
||
294 | |||
295 | /* sclk in Mhz */ |
||
296 | a.full = dfixed_const(100); |
||
297 | sclk.full = dfixed_const(selected_sclk); |
||
298 | sclk.full = dfixed_div(sclk, a); |
||
299 | |||
300 | /* core_bandwidth = sclk(Mhz) * 16 */ |
||
301 | a.full = dfixed_const(16); |
||
302 | core_bandwidth.full = dfixed_div(rdev->pm.sclk, a); |
||
303 | |||
1963 | serge | 304 | if (crtc->vsc.full > dfixed_const(2)) |
305 | wm->num_line_pair.full = dfixed_const(2); |
||
1179 | serge | 306 | else |
1963 | serge | 307 | wm->num_line_pair.full = dfixed_const(1); |
1179 | serge | 308 | |
1963 | serge | 309 | b.full = dfixed_const(mode->crtc_hdisplay); |
310 | c.full = dfixed_const(256); |
||
311 | a.full = dfixed_div(b, c); |
||
312 | request_fifo_depth.full = dfixed_mul(a, wm->num_line_pair); |
||
313 | request_fifo_depth.full = dfixed_ceil(request_fifo_depth); |
||
314 | if (a.full < dfixed_const(4)) { |
||
1179 | serge | 315 | wm->lb_request_fifo_depth = 4; |
316 | } else { |
||
1963 | serge | 317 | wm->lb_request_fifo_depth = dfixed_trunc(request_fifo_depth); |
1179 | serge | 318 | } |
319 | |||
320 | /* Determine consumption rate |
||
321 | * pclk = pixel clock period(ns) = 1000 / (mode.clock / 1000) |
||
322 | * vtaps = number of vertical taps, |
||
323 | * vsc = vertical scaling ratio, defined as source/destination |
||
324 | * hsc = horizontal scaling ration, defined as source/destination |
||
325 | */ |
||
1963 | serge | 326 | a.full = dfixed_const(mode->clock); |
327 | b.full = dfixed_const(1000); |
||
328 | a.full = dfixed_div(a, b); |
||
329 | pclk.full = dfixed_div(b, a); |
||
1179 | serge | 330 | if (crtc->rmx_type != RMX_OFF) { |
1963 | serge | 331 | b.full = dfixed_const(2); |
1179 | serge | 332 | if (crtc->vsc.full > b.full) |
333 | b.full = crtc->vsc.full; |
||
1963 | serge | 334 | b.full = dfixed_mul(b, crtc->hsc); |
335 | c.full = dfixed_const(2); |
||
336 | b.full = dfixed_div(b, c); |
||
337 | consumption_time.full = dfixed_div(pclk, b); |
||
1179 | serge | 338 | } else { |
339 | consumption_time.full = pclk.full; |
||
340 | } |
||
1963 | serge | 341 | a.full = dfixed_const(1); |
342 | wm->consumption_rate.full = dfixed_div(a, consumption_time); |
||
1179 | serge | 343 | |
344 | |||
345 | /* Determine line time |
||
346 | * LineTime = total time for one line of displayhtotal |
||
347 | * LineTime = total number of horizontal pixels |
||
348 | * pclk = pixel clock period(ns) |
||
349 | */ |
||
1963 | serge | 350 | a.full = dfixed_const(crtc->base.mode.crtc_htotal); |
351 | line_time.full = dfixed_mul(a, pclk); |
||
1179 | serge | 352 | |
353 | /* Determine active time |
||
354 | * ActiveTime = time of active region of display within one line, |
||
355 | * hactive = total number of horizontal active pixels |
||
356 | * htotal = total number of horizontal pixels |
||
357 | */ |
||
1963 | serge | 358 | a.full = dfixed_const(crtc->base.mode.crtc_htotal); |
359 | b.full = dfixed_const(crtc->base.mode.crtc_hdisplay); |
||
360 | wm->active_time.full = dfixed_mul(line_time, b); |
||
361 | wm->active_time.full = dfixed_div(wm->active_time, a); |
||
1179 | serge | 362 | |
363 | /* Maximun bandwidth is the minimun bandwidth of all component */ |
||
5078 | serge | 364 | max_bandwidth = core_bandwidth; |
1963 | serge | 365 | if (rdev->mc.igp_sideport_enabled) { |
5078 | serge | 366 | if (max_bandwidth.full > rdev->pm.sideport_bandwidth.full && |
1179 | serge | 367 | rdev->pm.sideport_bandwidth.full) |
5078 | serge | 368 | max_bandwidth = rdev->pm.sideport_bandwidth; |
369 | read_delay_latency.full = dfixed_const(370 * 800); |
||
370 | a.full = dfixed_const(1000); |
||
371 | b.full = dfixed_div(rdev->pm.igp_sideport_mclk, a); |
||
372 | read_delay_latency.full = dfixed_div(read_delay_latency, b); |
||
373 | read_delay_latency.full = dfixed_mul(read_delay_latency, a); |
||
1179 | serge | 374 | } else { |
5078 | serge | 375 | if (max_bandwidth.full > rdev->pm.k8_bandwidth.full && |
1179 | serge | 376 | rdev->pm.k8_bandwidth.full) |
5078 | serge | 377 | max_bandwidth = rdev->pm.k8_bandwidth; |
378 | if (max_bandwidth.full > rdev->pm.ht_bandwidth.full && |
||
1179 | serge | 379 | rdev->pm.ht_bandwidth.full) |
5078 | serge | 380 | max_bandwidth = rdev->pm.ht_bandwidth; |
1963 | serge | 381 | read_delay_latency.full = dfixed_const(5000); |
1179 | serge | 382 | } |
383 | |||
384 | /* sclk = system clocks(ns) = 1000 / max_bandwidth / 16 */ |
||
1963 | serge | 385 | a.full = dfixed_const(16); |
5078 | serge | 386 | sclk.full = dfixed_mul(max_bandwidth, a); |
1963 | serge | 387 | a.full = dfixed_const(1000); |
5078 | serge | 388 | sclk.full = dfixed_div(a, sclk); |
1179 | serge | 389 | /* Determine chunk time |
390 | * ChunkTime = the time it takes the DCP to send one chunk of data |
||
391 | * to the LB which consists of pipeline delay and inter chunk gap |
||
392 | * sclk = system clock(ns) |
||
393 | */ |
||
1963 | serge | 394 | a.full = dfixed_const(256 * 13); |
5078 | serge | 395 | chunk_time.full = dfixed_mul(sclk, a); |
1963 | serge | 396 | a.full = dfixed_const(10); |
397 | chunk_time.full = dfixed_div(chunk_time, a); |
||
1179 | serge | 398 | |
399 | /* Determine the worst case latency |
||
400 | * NumLinePair = Number of line pairs to request(1=2 lines, 2=4 lines) |
||
401 | * WorstCaseLatency = worst case time from urgent to when the MC starts |
||
402 | * to return data |
||
403 | * READ_DELAY_IDLE_MAX = constant of 1us |
||
404 | * ChunkTime = time it takes the DCP to send one chunk of data to the LB |
||
405 | * which consists of pipeline delay and inter chunk gap |
||
406 | */ |
||
1963 | serge | 407 | if (dfixed_trunc(wm->num_line_pair) > 1) { |
408 | a.full = dfixed_const(3); |
||
409 | wm->worst_case_latency.full = dfixed_mul(a, chunk_time); |
||
1179 | serge | 410 | wm->worst_case_latency.full += read_delay_latency.full; |
411 | } else { |
||
1963 | serge | 412 | a.full = dfixed_const(2); |
413 | wm->worst_case_latency.full = dfixed_mul(a, chunk_time); |
||
1179 | serge | 414 | wm->worst_case_latency.full += read_delay_latency.full; |
415 | } |
||
416 | |||
417 | /* Determine the tolerable latency |
||
418 | * TolerableLatency = Any given request has only 1 line time |
||
419 | * for the data to be returned |
||
420 | * LBRequestFifoDepth = Number of chunk requests the LB can |
||
421 | * put into the request FIFO for a display |
||
422 | * LineTime = total time for one line of display |
||
423 | * ChunkTime = the time it takes the DCP to send one chunk |
||
424 | * of data to the LB which consists of |
||
425 | * pipeline delay and inter chunk gap |
||
426 | */ |
||
1963 | serge | 427 | if ((2+wm->lb_request_fifo_depth) >= dfixed_trunc(request_fifo_depth)) { |
1179 | serge | 428 | tolerable_latency.full = line_time.full; |
429 | } else { |
||
1963 | serge | 430 | tolerable_latency.full = dfixed_const(wm->lb_request_fifo_depth - 2); |
1179 | serge | 431 | tolerable_latency.full = request_fifo_depth.full - tolerable_latency.full; |
1963 | serge | 432 | tolerable_latency.full = dfixed_mul(tolerable_latency, chunk_time); |
1179 | serge | 433 | tolerable_latency.full = line_time.full - tolerable_latency.full; |
434 | } |
||
435 | /* We assume worst case 32bits (4 bytes) */ |
||
1963 | serge | 436 | wm->dbpp.full = dfixed_const(4 * 8); |
1179 | serge | 437 | |
438 | /* Determine the maximum priority mark |
||
439 | * width = viewport width in pixels |
||
440 | */ |
||
1963 | serge | 441 | a.full = dfixed_const(16); |
442 | wm->priority_mark_max.full = dfixed_const(crtc->base.mode.crtc_hdisplay); |
||
443 | wm->priority_mark_max.full = dfixed_div(wm->priority_mark_max, a); |
||
444 | wm->priority_mark_max.full = dfixed_ceil(wm->priority_mark_max); |
||
1179 | serge | 445 | |
446 | /* Determine estimated width */ |
||
447 | estimated_width.full = tolerable_latency.full - wm->worst_case_latency.full; |
||
1963 | serge | 448 | estimated_width.full = dfixed_div(estimated_width, consumption_time); |
449 | if (dfixed_trunc(estimated_width) > crtc->base.mode.crtc_hdisplay) { |
||
450 | wm->priority_mark.full = dfixed_const(10); |
||
1179 | serge | 451 | } else { |
1963 | serge | 452 | a.full = dfixed_const(16); |
453 | wm->priority_mark.full = dfixed_div(estimated_width, a); |
||
454 | wm->priority_mark.full = dfixed_ceil(wm->priority_mark); |
||
1179 | serge | 455 | wm->priority_mark.full = wm->priority_mark_max.full - wm->priority_mark.full; |
456 | } |
||
457 | } |
||
458 | |||
5078 | serge | 459 | static void rs690_compute_mode_priority(struct radeon_device *rdev, |
460 | struct rs690_watermark *wm0, |
||
461 | struct rs690_watermark *wm1, |
||
462 | struct drm_display_mode *mode0, |
||
463 | struct drm_display_mode *mode1, |
||
464 | u32 *d1mode_priority_a_cnt, |
||
465 | u32 *d2mode_priority_a_cnt) |
||
1179 | serge | 466 | { |
467 | fixed20_12 priority_mark02, priority_mark12, fill_rate; |
||
468 | fixed20_12 a, b; |
||
469 | |||
5078 | serge | 470 | *d1mode_priority_a_cnt = S_006548_D1MODE_PRIORITY_A_OFF(1); |
471 | *d2mode_priority_a_cnt = S_006548_D1MODE_PRIORITY_A_OFF(1); |
||
1963 | serge | 472 | |
1179 | serge | 473 | if (mode0 && mode1) { |
5078 | serge | 474 | if (dfixed_trunc(wm0->dbpp) > 64) |
475 | a.full = dfixed_mul(wm0->dbpp, wm0->num_line_pair); |
||
1179 | serge | 476 | else |
5078 | serge | 477 | a.full = wm0->num_line_pair.full; |
478 | if (dfixed_trunc(wm1->dbpp) > 64) |
||
479 | b.full = dfixed_mul(wm1->dbpp, wm1->num_line_pair); |
||
1179 | serge | 480 | else |
5078 | serge | 481 | b.full = wm1->num_line_pair.full; |
1179 | serge | 482 | a.full += b.full; |
5078 | serge | 483 | fill_rate.full = dfixed_div(wm0->sclk, a); |
484 | if (wm0->consumption_rate.full > fill_rate.full) { |
||
485 | b.full = wm0->consumption_rate.full - fill_rate.full; |
||
486 | b.full = dfixed_mul(b, wm0->active_time); |
||
487 | a.full = dfixed_mul(wm0->worst_case_latency, |
||
488 | wm0->consumption_rate); |
||
1179 | serge | 489 | a.full = a.full + b.full; |
1963 | serge | 490 | b.full = dfixed_const(16 * 1000); |
491 | priority_mark02.full = dfixed_div(a, b); |
||
1179 | serge | 492 | } else { |
5078 | serge | 493 | a.full = dfixed_mul(wm0->worst_case_latency, |
494 | wm0->consumption_rate); |
||
1963 | serge | 495 | b.full = dfixed_const(16 * 1000); |
496 | priority_mark02.full = dfixed_div(a, b); |
||
1179 | serge | 497 | } |
5078 | serge | 498 | if (wm1->consumption_rate.full > fill_rate.full) { |
499 | b.full = wm1->consumption_rate.full - fill_rate.full; |
||
500 | b.full = dfixed_mul(b, wm1->active_time); |
||
501 | a.full = dfixed_mul(wm1->worst_case_latency, |
||
502 | wm1->consumption_rate); |
||
1179 | serge | 503 | a.full = a.full + b.full; |
1963 | serge | 504 | b.full = dfixed_const(16 * 1000); |
505 | priority_mark12.full = dfixed_div(a, b); |
||
1179 | serge | 506 | } else { |
5078 | serge | 507 | a.full = dfixed_mul(wm1->worst_case_latency, |
508 | wm1->consumption_rate); |
||
1963 | serge | 509 | b.full = dfixed_const(16 * 1000); |
510 | priority_mark12.full = dfixed_div(a, b); |
||
1179 | serge | 511 | } |
5078 | serge | 512 | if (wm0->priority_mark.full > priority_mark02.full) |
513 | priority_mark02.full = wm0->priority_mark.full; |
||
514 | if (wm0->priority_mark_max.full > priority_mark02.full) |
||
515 | priority_mark02.full = wm0->priority_mark_max.full; |
||
516 | if (wm1->priority_mark.full > priority_mark12.full) |
||
517 | priority_mark12.full = wm1->priority_mark.full; |
||
518 | if (wm1->priority_mark_max.full > priority_mark12.full) |
||
519 | priority_mark12.full = wm1->priority_mark_max.full; |
||
520 | *d1mode_priority_a_cnt = dfixed_trunc(priority_mark02); |
||
521 | *d2mode_priority_a_cnt = dfixed_trunc(priority_mark12); |
||
1963 | serge | 522 | if (rdev->disp_priority == 2) { |
5078 | serge | 523 | *d1mode_priority_a_cnt |= S_006548_D1MODE_PRIORITY_A_ALWAYS_ON(1); |
524 | *d2mode_priority_a_cnt |= S_006D48_D2MODE_PRIORITY_A_ALWAYS_ON(1); |
||
1963 | serge | 525 | } |
1179 | serge | 526 | } else if (mode0) { |
5078 | serge | 527 | if (dfixed_trunc(wm0->dbpp) > 64) |
528 | a.full = dfixed_mul(wm0->dbpp, wm0->num_line_pair); |
||
1179 | serge | 529 | else |
5078 | serge | 530 | a.full = wm0->num_line_pair.full; |
531 | fill_rate.full = dfixed_div(wm0->sclk, a); |
||
532 | if (wm0->consumption_rate.full > fill_rate.full) { |
||
533 | b.full = wm0->consumption_rate.full - fill_rate.full; |
||
534 | b.full = dfixed_mul(b, wm0->active_time); |
||
535 | a.full = dfixed_mul(wm0->worst_case_latency, |
||
536 | wm0->consumption_rate); |
||
1179 | serge | 537 | a.full = a.full + b.full; |
1963 | serge | 538 | b.full = dfixed_const(16 * 1000); |
539 | priority_mark02.full = dfixed_div(a, b); |
||
1179 | serge | 540 | } else { |
5078 | serge | 541 | a.full = dfixed_mul(wm0->worst_case_latency, |
542 | wm0->consumption_rate); |
||
1963 | serge | 543 | b.full = dfixed_const(16 * 1000); |
544 | priority_mark02.full = dfixed_div(a, b); |
||
1179 | serge | 545 | } |
5078 | serge | 546 | if (wm0->priority_mark.full > priority_mark02.full) |
547 | priority_mark02.full = wm0->priority_mark.full; |
||
548 | if (wm0->priority_mark_max.full > priority_mark02.full) |
||
549 | priority_mark02.full = wm0->priority_mark_max.full; |
||
550 | *d1mode_priority_a_cnt = dfixed_trunc(priority_mark02); |
||
1963 | serge | 551 | if (rdev->disp_priority == 2) |
5078 | serge | 552 | *d1mode_priority_a_cnt |= S_006548_D1MODE_PRIORITY_A_ALWAYS_ON(1); |
1963 | serge | 553 | } else if (mode1) { |
5078 | serge | 554 | if (dfixed_trunc(wm1->dbpp) > 64) |
555 | a.full = dfixed_mul(wm1->dbpp, wm1->num_line_pair); |
||
1179 | serge | 556 | else |
5078 | serge | 557 | a.full = wm1->num_line_pair.full; |
558 | fill_rate.full = dfixed_div(wm1->sclk, a); |
||
559 | if (wm1->consumption_rate.full > fill_rate.full) { |
||
560 | b.full = wm1->consumption_rate.full - fill_rate.full; |
||
561 | b.full = dfixed_mul(b, wm1->active_time); |
||
562 | a.full = dfixed_mul(wm1->worst_case_latency, |
||
563 | wm1->consumption_rate); |
||
1179 | serge | 564 | a.full = a.full + b.full; |
1963 | serge | 565 | b.full = dfixed_const(16 * 1000); |
566 | priority_mark12.full = dfixed_div(a, b); |
||
1179 | serge | 567 | } else { |
5078 | serge | 568 | a.full = dfixed_mul(wm1->worst_case_latency, |
569 | wm1->consumption_rate); |
||
1963 | serge | 570 | b.full = dfixed_const(16 * 1000); |
571 | priority_mark12.full = dfixed_div(a, b); |
||
1179 | serge | 572 | } |
5078 | serge | 573 | if (wm1->priority_mark.full > priority_mark12.full) |
574 | priority_mark12.full = wm1->priority_mark.full; |
||
575 | if (wm1->priority_mark_max.full > priority_mark12.full) |
||
576 | priority_mark12.full = wm1->priority_mark_max.full; |
||
577 | *d2mode_priority_a_cnt = dfixed_trunc(priority_mark12); |
||
1963 | serge | 578 | if (rdev->disp_priority == 2) |
5078 | serge | 579 | *d2mode_priority_a_cnt |= S_006D48_D2MODE_PRIORITY_A_ALWAYS_ON(1); |
1179 | serge | 580 | } |
5078 | serge | 581 | } |
1963 | serge | 582 | |
5078 | serge | 583 | void rs690_bandwidth_update(struct radeon_device *rdev) |
584 | { |
||
585 | struct drm_display_mode *mode0 = NULL; |
||
586 | struct drm_display_mode *mode1 = NULL; |
||
587 | struct rs690_watermark wm0_high, wm0_low; |
||
588 | struct rs690_watermark wm1_high, wm1_low; |
||
589 | u32 tmp; |
||
590 | u32 d1mode_priority_a_cnt, d1mode_priority_b_cnt; |
||
591 | u32 d2mode_priority_a_cnt, d2mode_priority_b_cnt; |
||
592 | |||
5271 | serge | 593 | if (!rdev->mode_info.mode_config_initialized) |
594 | return; |
||
595 | |||
5078 | serge | 596 | radeon_update_display_priority(rdev); |
597 | |||
598 | if (rdev->mode_info.crtcs[0]->base.enabled) |
||
599 | mode0 = &rdev->mode_info.crtcs[0]->base.mode; |
||
600 | if (rdev->mode_info.crtcs[1]->base.enabled) |
||
601 | mode1 = &rdev->mode_info.crtcs[1]->base.mode; |
||
602 | /* |
||
603 | * Set display0/1 priority up in the memory controller for |
||
604 | * modes if the user specifies HIGH for displaypriority |
||
605 | * option. |
||
606 | */ |
||
607 | if ((rdev->disp_priority == 2) && |
||
608 | ((rdev->family == CHIP_RS690) || (rdev->family == CHIP_RS740))) { |
||
609 | tmp = RREG32_MC(R_000104_MC_INIT_MISC_LAT_TIMER); |
||
610 | tmp &= C_000104_MC_DISP0R_INIT_LAT; |
||
611 | tmp &= C_000104_MC_DISP1R_INIT_LAT; |
||
612 | if (mode0) |
||
613 | tmp |= S_000104_MC_DISP0R_INIT_LAT(1); |
||
614 | if (mode1) |
||
615 | tmp |= S_000104_MC_DISP1R_INIT_LAT(1); |
||
616 | WREG32_MC(R_000104_MC_INIT_MISC_LAT_TIMER, tmp); |
||
617 | } |
||
618 | rs690_line_buffer_adjust(rdev, mode0, mode1); |
||
619 | |||
620 | if ((rdev->family == CHIP_RS690) || (rdev->family == CHIP_RS740)) |
||
621 | WREG32(R_006C9C_DCP_CONTROL, 0); |
||
622 | if ((rdev->family == CHIP_RS780) || (rdev->family == CHIP_RS880)) |
||
623 | WREG32(R_006C9C_DCP_CONTROL, 2); |
||
624 | |||
625 | rs690_crtc_bandwidth_compute(rdev, rdev->mode_info.crtcs[0], &wm0_high, false); |
||
626 | rs690_crtc_bandwidth_compute(rdev, rdev->mode_info.crtcs[1], &wm1_high, false); |
||
627 | |||
628 | rs690_crtc_bandwidth_compute(rdev, rdev->mode_info.crtcs[0], &wm0_low, true); |
||
629 | rs690_crtc_bandwidth_compute(rdev, rdev->mode_info.crtcs[1], &wm1_low, true); |
||
630 | |||
631 | tmp = (wm0_high.lb_request_fifo_depth - 1); |
||
632 | tmp |= (wm1_high.lb_request_fifo_depth - 1) << 16; |
||
633 | WREG32(R_006D58_LB_MAX_REQ_OUTSTANDING, tmp); |
||
634 | |||
635 | rs690_compute_mode_priority(rdev, |
||
636 | &wm0_high, &wm1_high, |
||
637 | mode0, mode1, |
||
638 | &d1mode_priority_a_cnt, &d2mode_priority_a_cnt); |
||
639 | rs690_compute_mode_priority(rdev, |
||
640 | &wm0_low, &wm1_low, |
||
641 | mode0, mode1, |
||
642 | &d1mode_priority_b_cnt, &d2mode_priority_b_cnt); |
||
643 | |||
1963 | serge | 644 | WREG32(R_006548_D1MODE_PRIORITY_A_CNT, d1mode_priority_a_cnt); |
5078 | serge | 645 | WREG32(R_00654C_D1MODE_PRIORITY_B_CNT, d1mode_priority_b_cnt); |
6104 | serge | 646 | WREG32(R_006D48_D2MODE_PRIORITY_A_CNT, d2mode_priority_a_cnt); |
5078 | serge | 647 | WREG32(R_006D4C_D2MODE_PRIORITY_B_CNT, d2mode_priority_b_cnt); |
1179 | serge | 648 | } |
649 | |||
1128 | serge | 650 | uint32_t rs690_mc_rreg(struct radeon_device *rdev, uint32_t reg) |
651 | { |
||
5078 | serge | 652 | unsigned long flags; |
1128 | serge | 653 | uint32_t r; |
654 | |||
5078 | serge | 655 | spin_lock_irqsave(&rdev->mc_idx_lock, flags); |
1221 | serge | 656 | WREG32(R_000078_MC_INDEX, S_000078_MC_IND_ADDR(reg)); |
657 | r = RREG32(R_00007C_MC_DATA); |
||
658 | WREG32(R_000078_MC_INDEX, ~C_000078_MC_IND_ADDR); |
||
5078 | serge | 659 | spin_unlock_irqrestore(&rdev->mc_idx_lock, flags); |
1128 | serge | 660 | return r; |
661 | } |
||
662 | |||
663 | void rs690_mc_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v) |
||
664 | { |
||
5078 | serge | 665 | unsigned long flags; |
666 | |||
667 | spin_lock_irqsave(&rdev->mc_idx_lock, flags); |
||
1221 | serge | 668 | WREG32(R_000078_MC_INDEX, S_000078_MC_IND_ADDR(reg) | |
669 | S_000078_MC_IND_WR_EN(1)); |
||
670 | WREG32(R_00007C_MC_DATA, v); |
||
671 | WREG32(R_000078_MC_INDEX, 0x7F); |
||
5078 | serge | 672 | spin_unlock_irqrestore(&rdev->mc_idx_lock, flags); |
1128 | serge | 673 | } |
1221 | serge | 674 | |
2997 | Serge | 675 | static void rs690_mc_program(struct radeon_device *rdev) |
1221 | serge | 676 | { |
677 | struct rv515_mc_save save; |
||
678 | |||
679 | /* Stops all mc clients */ |
||
680 | rv515_mc_stop(rdev, &save); |
||
681 | |||
682 | /* Wait for mc idle */ |
||
683 | if (rs690_mc_wait_for_idle(rdev)) |
||
684 | dev_warn(rdev->dev, "Wait MC idle timeout before updating MC.\n"); |
||
685 | /* Program MC, should be a 32bits limited address space */ |
||
686 | WREG32_MC(R_000100_MCCFG_FB_LOCATION, |
||
687 | S_000100_MC_FB_START(rdev->mc.vram_start >> 16) | |
||
688 | S_000100_MC_FB_TOP(rdev->mc.vram_end >> 16)); |
||
689 | WREG32(R_000134_HDP_FB_LOCATION, |
||
690 | S_000134_HDP_FB_START(rdev->mc.vram_start >> 16)); |
||
691 | |||
692 | rv515_mc_resume(rdev, &save); |
||
693 | } |
||
694 | |||
695 | static int rs690_startup(struct radeon_device *rdev) |
||
696 | { |
||
697 | int r; |
||
698 | |||
699 | rs690_mc_program(rdev); |
||
700 | /* Resume clock */ |
||
701 | rv515_clock_startup(rdev); |
||
702 | /* Initialize GPU configuration (# pipes, ...) */ |
||
703 | rs690_gpu_init(rdev); |
||
704 | /* Initialize GART (initialize after TTM so we can allocate |
||
705 | * memory through TTM but finalize after TTM) */ |
||
706 | r = rs400_gart_enable(rdev); |
||
707 | if (r) |
||
708 | return r; |
||
2005 | serge | 709 | |
710 | /* allocate wb buffer */ |
||
711 | r = radeon_wb_init(rdev); |
||
712 | if (r) |
||
713 | return r; |
||
714 | |||
3192 | Serge | 715 | r = radeon_fence_driver_start_ring(rdev, RADEON_RING_TYPE_GFX_INDEX); |
716 | if (r) { |
||
717 | dev_err(rdev->dev, "failed initializing CP fences (%d).\n", r); |
||
718 | return r; |
||
719 | } |
||
720 | |||
1221 | serge | 721 | /* Enable IRQ */ |
3764 | Serge | 722 | if (!rdev->irq.installed) { |
723 | r = radeon_irq_kms_init(rdev); |
||
724 | if (r) |
||
725 | return r; |
||
726 | } |
||
727 | |||
2005 | serge | 728 | rs600_irq_set(rdev); |
1403 | serge | 729 | rdev->config.r300.hdp_cntl = RREG32(RADEON_HOST_PATH_CNTL); |
1221 | serge | 730 | /* 1M ring buffer */ |
1413 | serge | 731 | r = r100_cp_init(rdev, 1024 * 1024); |
732 | if (r) { |
||
1963 | serge | 733 | dev_err(rdev->dev, "failed initializing CP (%d).\n", r); |
1413 | serge | 734 | return r; |
735 | } |
||
2997 | Serge | 736 | |
737 | r = radeon_ib_pool_init(rdev); |
||
2005 | serge | 738 | if (r) { |
2997 | Serge | 739 | dev_err(rdev->dev, "IB initialization failed (%d).\n", r); |
2005 | serge | 740 | return r; |
741 | } |
||
2997 | Serge | 742 | |
6104 | serge | 743 | r = radeon_audio_init(rdev); |
5078 | serge | 744 | if (r) { |
745 | dev_err(rdev->dev, "failed initializing audio\n"); |
||
746 | return r; |
||
747 | } |
||
2997 | Serge | 748 | |
1221 | serge | 749 | return 0; |
750 | } |
||
751 | |||
752 | |||
753 | |||
6104 | serge | 754 | void rs690_fini(struct radeon_device *rdev) |
755 | { |
||
756 | radeon_pm_fini(rdev); |
||
757 | radeon_audio_fini(rdev); |
||
758 | r100_cp_fini(rdev); |
||
759 | radeon_wb_fini(rdev); |
||
760 | radeon_ib_pool_fini(rdev); |
||
761 | radeon_gem_fini(rdev); |
||
762 | rs400_gart_fini(rdev); |
||
763 | radeon_irq_kms_fini(rdev); |
||
764 | radeon_fence_driver_fini(rdev); |
||
765 | radeon_bo_fini(rdev); |
||
766 | radeon_atombios_fini(rdev); |
||
767 | kfree(rdev->bios); |
||
768 | rdev->bios = NULL; |
||
769 | } |
||
1221 | serge | 770 | |
771 | int rs690_init(struct radeon_device *rdev) |
||
772 | { |
||
773 | int r; |
||
774 | |||
775 | /* Disable VGA */ |
||
776 | rv515_vga_render_disable(rdev); |
||
777 | /* Initialize scratch registers */ |
||
778 | radeon_scratch_init(rdev); |
||
779 | /* Initialize surface registers */ |
||
780 | radeon_surface_init(rdev); |
||
1963 | serge | 781 | /* restore some register to sane defaults */ |
782 | r100_restore_sanity(rdev); |
||
1221 | serge | 783 | /* TODO: disable VGA need to use VGA request */ |
784 | /* BIOS*/ |
||
785 | if (!radeon_get_bios(rdev)) { |
||
786 | if (ASIC_IS_AVIVO(rdev)) |
||
787 | return -EINVAL; |
||
788 | } |
||
789 | if (rdev->is_atom_bios) { |
||
790 | r = radeon_atombios_init(rdev); |
||
791 | if (r) |
||
792 | return r; |
||
793 | } else { |
||
794 | dev_err(rdev->dev, "Expecting atombios for RV515 GPU\n"); |
||
795 | return -EINVAL; |
||
796 | } |
||
797 | /* Reset gpu before posting otherwise ATOM will enter infinite loop */ |
||
1963 | serge | 798 | if (radeon_asic_reset(rdev)) { |
1221 | serge | 799 | dev_warn(rdev->dev, |
800 | "GPU reset failed ! (0xE40=0x%08X, 0x7C0=0x%08X)\n", |
||
801 | RREG32(R_000E40_RBBM_STATUS), |
||
802 | RREG32(R_0007C0_CP_STAT)); |
||
803 | } |
||
804 | /* check if cards are posted or not */ |
||
1403 | serge | 805 | if (radeon_boot_test_post_card(rdev) == false) |
806 | return -EINVAL; |
||
807 | |||
1221 | serge | 808 | /* Initialize clocks */ |
809 | radeon_get_clock_info(rdev->ddev); |
||
1430 | serge | 810 | /* initialize memory controller */ |
811 | rs690_mc_init(rdev); |
||
1221 | serge | 812 | rv515_debugfs(rdev); |
813 | /* Fence driver */ |
||
2005 | serge | 814 | r = radeon_fence_driver_init(rdev); |
815 | if (r) |
||
816 | return r; |
||
1221 | serge | 817 | /* Memory manager */ |
1403 | serge | 818 | r = radeon_bo_init(rdev); |
1221 | serge | 819 | if (r) |
820 | return r; |
||
821 | r = rs400_gart_init(rdev); |
||
822 | if (r) |
||
823 | return r; |
||
824 | rs600_set_safe_registers(rdev); |
||
2997 | Serge | 825 | |
5078 | serge | 826 | /* Initialize power management */ |
827 | radeon_pm_init(rdev); |
||
828 | |||
1221 | serge | 829 | rdev->accel_working = true; |
830 | r = rs690_startup(rdev); |
||
831 | if (r) { |
||
832 | /* Somethings want wront with the accel init stop accel */ |
||
833 | dev_err(rdev->dev, "Disabling GPU acceleration\n"); |
||
6104 | serge | 834 | r100_cp_fini(rdev); |
835 | radeon_wb_fini(rdev); |
||
836 | radeon_ib_pool_fini(rdev); |
||
1221 | serge | 837 | rs400_gart_fini(rdev); |
6104 | serge | 838 | radeon_irq_kms_fini(rdev); |
1221 | serge | 839 | rdev->accel_working = false; |
840 | } |
||
841 | return 0; |
||
842 | }><>>>><>><>>> |