Rev 1963 | Rev 2160 | Go to most recent revision | Details | Compare with Previous | Last modification | View Log | RSS feed
Rev | Author | Line No. | Line |
---|---|---|---|
1128 | serge | 1 | /* |
2 | * Copyright 2008 Advanced Micro Devices, Inc. |
||
3 | * Copyright 2008 Red Hat Inc. |
||
4 | * Copyright 2009 Jerome Glisse. |
||
5 | * |
||
6 | * Permission is hereby granted, free of charge, to any person obtaining a |
||
7 | * copy of this software and associated documentation files (the "Software"), |
||
8 | * to deal in the Software without restriction, including without limitation |
||
9 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, |
||
10 | * and/or sell copies of the Software, and to permit persons to whom the |
||
11 | * Software is furnished to do so, subject to the following conditions: |
||
12 | * |
||
13 | * The above copyright notice and this permission notice shall be included in |
||
14 | * all copies or substantial portions of the Software. |
||
15 | * |
||
16 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR |
||
17 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, |
||
18 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL |
||
19 | * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR |
||
20 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, |
||
21 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR |
||
22 | * OTHER DEALINGS IN THE SOFTWARE. |
||
23 | * |
||
24 | * Authors: Dave Airlie |
||
25 | * Alex Deucher |
||
26 | * Jerome Glisse |
||
27 | */ |
||
1221 | serge | 28 | /* RS600 / Radeon X1250/X1270 integrated GPU |
29 | * |
||
30 | * This file gather function specific to RS600 which is the IGP of |
||
31 | * the X1250/X1270 family supporting intel CPU (while RS690/RS740 |
||
32 | * is the X1250/X1270 supporting AMD CPU). The display engine are |
||
33 | * the avivo one, bios is an atombios, 3D block are the one of the |
||
34 | * R4XX family. The GART is different from the RS400 one and is very |
||
35 | * close to the one of the R600 family (R600 likely being an evolution |
||
36 | * of the RS600 GART block). |
||
37 | */ |
||
1128 | serge | 38 | #include "drmP.h" |
39 | #include "radeon.h" |
||
1963 | serge | 40 | #include "radeon_asic.h" |
1221 | serge | 41 | #include "atom.h" |
42 | #include "rs600d.h" |
||
1128 | serge | 43 | |
1179 | serge | 44 | #include "rs600_reg_safe.h" |
45 | |||
1128 | serge | 46 | void rs600_gpu_init(struct radeon_device *rdev); |
47 | int rs600_mc_wait_for_idle(struct radeon_device *rdev); |
||
48 | |||
1321 | serge | 49 | /* hpd for digital panel detect/disconnect */ |
50 | bool rs600_hpd_sense(struct radeon_device *rdev, enum radeon_hpd_id hpd) |
||
51 | { |
||
52 | u32 tmp; |
||
53 | bool connected = false; |
||
54 | |||
55 | switch (hpd) { |
||
56 | case RADEON_HPD_1: |
||
57 | tmp = RREG32(R_007D04_DC_HOT_PLUG_DETECT1_INT_STATUS); |
||
58 | if (G_007D04_DC_HOT_PLUG_DETECT1_SENSE(tmp)) |
||
59 | connected = true; |
||
60 | break; |
||
61 | case RADEON_HPD_2: |
||
62 | tmp = RREG32(R_007D14_DC_HOT_PLUG_DETECT2_INT_STATUS); |
||
63 | if (G_007D14_DC_HOT_PLUG_DETECT2_SENSE(tmp)) |
||
64 | connected = true; |
||
65 | break; |
||
66 | default: |
||
67 | break; |
||
68 | } |
||
69 | return connected; |
||
70 | } |
||
71 | |||
72 | void rs600_hpd_set_polarity(struct radeon_device *rdev, |
||
73 | enum radeon_hpd_id hpd) |
||
74 | { |
||
75 | u32 tmp; |
||
76 | bool connected = rs600_hpd_sense(rdev, hpd); |
||
77 | |||
78 | switch (hpd) { |
||
79 | case RADEON_HPD_1: |
||
80 | tmp = RREG32(R_007D08_DC_HOT_PLUG_DETECT1_INT_CONTROL); |
||
81 | if (connected) |
||
82 | tmp &= ~S_007D08_DC_HOT_PLUG_DETECT1_INT_POLARITY(1); |
||
83 | else |
||
84 | tmp |= S_007D08_DC_HOT_PLUG_DETECT1_INT_POLARITY(1); |
||
85 | WREG32(R_007D08_DC_HOT_PLUG_DETECT1_INT_CONTROL, tmp); |
||
86 | break; |
||
87 | case RADEON_HPD_2: |
||
88 | tmp = RREG32(R_007D18_DC_HOT_PLUG_DETECT2_INT_CONTROL); |
||
89 | if (connected) |
||
90 | tmp &= ~S_007D18_DC_HOT_PLUG_DETECT2_INT_POLARITY(1); |
||
91 | else |
||
92 | tmp |= S_007D18_DC_HOT_PLUG_DETECT2_INT_POLARITY(1); |
||
93 | WREG32(R_007D18_DC_HOT_PLUG_DETECT2_INT_CONTROL, tmp); |
||
94 | break; |
||
95 | default: |
||
96 | break; |
||
97 | } |
||
98 | } |
||
99 | |||
100 | void rs600_hpd_init(struct radeon_device *rdev) |
||
101 | { |
||
102 | struct drm_device *dev = rdev->ddev; |
||
103 | struct drm_connector *connector; |
||
104 | |||
105 | list_for_each_entry(connector, &dev->mode_config.connector_list, head) { |
||
106 | struct radeon_connector *radeon_connector = to_radeon_connector(connector); |
||
107 | switch (radeon_connector->hpd.hpd) { |
||
108 | case RADEON_HPD_1: |
||
109 | WREG32(R_007D00_DC_HOT_PLUG_DETECT1_CONTROL, |
||
110 | S_007D00_DC_HOT_PLUG_DETECT1_EN(1)); |
||
2005 | serge | 111 | rdev->irq.hpd[0] = true; |
1321 | serge | 112 | break; |
113 | case RADEON_HPD_2: |
||
114 | WREG32(R_007D10_DC_HOT_PLUG_DETECT2_CONTROL, |
||
115 | S_007D10_DC_HOT_PLUG_DETECT2_EN(1)); |
||
2005 | serge | 116 | rdev->irq.hpd[1] = true; |
1321 | serge | 117 | break; |
118 | default: |
||
119 | break; |
||
120 | } |
||
121 | } |
||
2005 | serge | 122 | if (rdev->irq.installed) |
123 | rs600_irq_set(rdev); |
||
1321 | serge | 124 | } |
125 | |||
126 | void rs600_hpd_fini(struct radeon_device *rdev) |
||
127 | { |
||
128 | struct drm_device *dev = rdev->ddev; |
||
129 | struct drm_connector *connector; |
||
130 | |||
131 | list_for_each_entry(connector, &dev->mode_config.connector_list, head) { |
||
132 | struct radeon_connector *radeon_connector = to_radeon_connector(connector); |
||
133 | switch (radeon_connector->hpd.hpd) { |
||
134 | case RADEON_HPD_1: |
||
135 | WREG32(R_007D00_DC_HOT_PLUG_DETECT1_CONTROL, |
||
136 | S_007D00_DC_HOT_PLUG_DETECT1_EN(0)); |
||
2005 | serge | 137 | rdev->irq.hpd[0] = false; |
1321 | serge | 138 | break; |
139 | case RADEON_HPD_2: |
||
140 | WREG32(R_007D10_DC_HOT_PLUG_DETECT2_CONTROL, |
||
141 | S_007D10_DC_HOT_PLUG_DETECT2_EN(0)); |
||
2005 | serge | 142 | rdev->irq.hpd[1] = false; |
1321 | serge | 143 | break; |
144 | default: |
||
145 | break; |
||
146 | } |
||
147 | } |
||
148 | } |
||
149 | |||
1963 | serge | 150 | void rs600_bm_disable(struct radeon_device *rdev) |
151 | { |
||
152 | u32 tmp; |
||
153 | |||
154 | /* disable bus mastering */ |
||
155 | tmp = PciRead16(rdev->pdev->bus, rdev->pdev->devfn, 0x4); |
||
156 | PciWrite16(rdev->pdev->bus, rdev->pdev->devfn, 0x4, tmp & 0xFFFB); |
||
157 | mdelay(1); |
||
158 | } |
||
159 | |||
160 | int rs600_asic_reset(struct radeon_device *rdev) |
||
161 | { |
||
162 | struct rv515_mc_save save; |
||
163 | u32 status, tmp; |
||
164 | int ret = 0; |
||
165 | |||
166 | status = RREG32(R_000E40_RBBM_STATUS); |
||
167 | if (!G_000E40_GUI_ACTIVE(status)) { |
||
168 | return 0; |
||
169 | } |
||
170 | /* Stops all mc clients */ |
||
171 | rv515_mc_stop(rdev, &save); |
||
172 | status = RREG32(R_000E40_RBBM_STATUS); |
||
173 | dev_info(rdev->dev, "(%s:%d) RBBM_STATUS=0x%08X\n", __func__, __LINE__, status); |
||
174 | /* stop CP */ |
||
175 | WREG32(RADEON_CP_CSQ_CNTL, 0); |
||
176 | tmp = RREG32(RADEON_CP_RB_CNTL); |
||
177 | WREG32(RADEON_CP_RB_CNTL, tmp | RADEON_RB_RPTR_WR_ENA); |
||
178 | WREG32(RADEON_CP_RB_RPTR_WR, 0); |
||
179 | WREG32(RADEON_CP_RB_WPTR, 0); |
||
180 | WREG32(RADEON_CP_RB_CNTL, tmp); |
||
181 | // pci_save_state(rdev->pdev); |
||
182 | /* disable bus mastering */ |
||
183 | rs600_bm_disable(rdev); |
||
184 | /* reset GA+VAP */ |
||
185 | WREG32(R_0000F0_RBBM_SOFT_RESET, S_0000F0_SOFT_RESET_VAP(1) | |
||
186 | S_0000F0_SOFT_RESET_GA(1)); |
||
187 | RREG32(R_0000F0_RBBM_SOFT_RESET); |
||
188 | mdelay(500); |
||
189 | WREG32(R_0000F0_RBBM_SOFT_RESET, 0); |
||
190 | mdelay(1); |
||
191 | status = RREG32(R_000E40_RBBM_STATUS); |
||
192 | dev_info(rdev->dev, "(%s:%d) RBBM_STATUS=0x%08X\n", __func__, __LINE__, status); |
||
193 | /* reset CP */ |
||
194 | WREG32(R_0000F0_RBBM_SOFT_RESET, S_0000F0_SOFT_RESET_CP(1)); |
||
195 | RREG32(R_0000F0_RBBM_SOFT_RESET); |
||
196 | mdelay(500); |
||
197 | WREG32(R_0000F0_RBBM_SOFT_RESET, 0); |
||
198 | mdelay(1); |
||
199 | status = RREG32(R_000E40_RBBM_STATUS); |
||
200 | dev_info(rdev->dev, "(%s:%d) RBBM_STATUS=0x%08X\n", __func__, __LINE__, status); |
||
201 | /* reset MC */ |
||
202 | WREG32(R_0000F0_RBBM_SOFT_RESET, S_0000F0_SOFT_RESET_MC(1)); |
||
203 | RREG32(R_0000F0_RBBM_SOFT_RESET); |
||
204 | mdelay(500); |
||
205 | WREG32(R_0000F0_RBBM_SOFT_RESET, 0); |
||
206 | mdelay(1); |
||
207 | status = RREG32(R_000E40_RBBM_STATUS); |
||
208 | dev_info(rdev->dev, "(%s:%d) RBBM_STATUS=0x%08X\n", __func__, __LINE__, status); |
||
209 | /* restore PCI & busmastering */ |
||
210 | // pci_restore_state(rdev->pdev); |
||
211 | /* Check if GPU is idle */ |
||
212 | if (G_000E40_GA_BUSY(status) || G_000E40_VAP_BUSY(status)) { |
||
213 | dev_err(rdev->dev, "failed to reset GPU\n"); |
||
214 | rdev->gpu_lockup = true; |
||
215 | ret = -1; |
||
216 | } else |
||
217 | dev_info(rdev->dev, "GPU reset succeed\n"); |
||
218 | rv515_mc_resume(rdev, &save); |
||
219 | return ret; |
||
220 | } |
||
221 | |||
1128 | serge | 222 | /* |
223 | * GART. |
||
224 | */ |
||
225 | void rs600_gart_tlb_flush(struct radeon_device *rdev) |
||
226 | { |
||
227 | uint32_t tmp; |
||
228 | |||
1221 | serge | 229 | tmp = RREG32_MC(R_000100_MC_PT0_CNTL); |
230 | tmp &= C_000100_INVALIDATE_ALL_L1_TLBS & C_000100_INVALIDATE_L2_CACHE; |
||
231 | WREG32_MC(R_000100_MC_PT0_CNTL, tmp); |
||
1128 | serge | 232 | |
1221 | serge | 233 | tmp = RREG32_MC(R_000100_MC_PT0_CNTL); |
1963 | serge | 234 | tmp |= S_000100_INVALIDATE_ALL_L1_TLBS(1) | S_000100_INVALIDATE_L2_CACHE(1); |
1221 | serge | 235 | WREG32_MC(R_000100_MC_PT0_CNTL, tmp); |
1128 | serge | 236 | |
1221 | serge | 237 | tmp = RREG32_MC(R_000100_MC_PT0_CNTL); |
238 | tmp &= C_000100_INVALIDATE_ALL_L1_TLBS & C_000100_INVALIDATE_L2_CACHE; |
||
239 | WREG32_MC(R_000100_MC_PT0_CNTL, tmp); |
||
240 | tmp = RREG32_MC(R_000100_MC_PT0_CNTL); |
||
1128 | serge | 241 | } |
242 | |||
1221 | serge | 243 | int rs600_gart_init(struct radeon_device *rdev) |
1128 | serge | 244 | { |
245 | int r; |
||
246 | |||
1221 | serge | 247 | if (rdev->gart.table.vram.robj) { |
1963 | serge | 248 | WARN(1, "RS600 GART already initialized\n"); |
1221 | serge | 249 | return 0; |
250 | } |
||
1128 | serge | 251 | /* Initialize common gart structure */ |
252 | r = radeon_gart_init(rdev); |
||
253 | if (r) { |
||
254 | return r; |
||
255 | } |
||
256 | rdev->gart.table_size = rdev->gart.num_gpu_pages * 8; |
||
1221 | serge | 257 | return radeon_gart_table_vram_alloc(rdev); |
258 | } |
||
259 | |||
2005 | serge | 260 | static int rs600_gart_enable(struct radeon_device *rdev) |
1221 | serge | 261 | { |
262 | u32 tmp; |
||
263 | int r, i; |
||
264 | |||
265 | if (rdev->gart.table.vram.robj == NULL) { |
||
266 | dev_err(rdev->dev, "No VRAM object for PCIE GART.\n"); |
||
267 | return -EINVAL; |
||
268 | } |
||
269 | r = radeon_gart_table_vram_pin(rdev); |
||
270 | if (r) |
||
1128 | serge | 271 | return r; |
1430 | serge | 272 | radeon_gart_restore(rdev); |
1221 | serge | 273 | /* Enable bus master */ |
2005 | serge | 274 | tmp = RREG32(RADEON_BUS_CNTL) & ~RS600_BUS_MASTER_DIS; |
275 | WREG32(RADEON_BUS_CNTL, tmp); |
||
1128 | serge | 276 | /* FIXME: setup default page */ |
1221 | serge | 277 | WREG32_MC(R_000100_MC_PT0_CNTL, |
278 | (S_000100_EFFECTIVE_L2_CACHE_SIZE(6) | |
||
279 | S_000100_EFFECTIVE_L2_QUEUE_SIZE(6))); |
||
1321 | serge | 280 | |
1128 | serge | 281 | for (i = 0; i < 19; i++) { |
1221 | serge | 282 | WREG32_MC(R_00016C_MC_PT0_CLIENT0_CNTL + i, |
283 | S_00016C_ENABLE_TRANSLATION_MODE_OVERRIDE(1) | |
||
284 | S_00016C_SYSTEM_ACCESS_MODE_MASK( |
||
1321 | serge | 285 | V_00016C_SYSTEM_ACCESS_MODE_NOT_IN_SYS) | |
1221 | serge | 286 | S_00016C_SYSTEM_APERTURE_UNMAPPED_ACCESS( |
1321 | serge | 287 | V_00016C_SYSTEM_APERTURE_UNMAPPED_PASSTHROUGH) | |
288 | S_00016C_EFFECTIVE_L1_CACHE_SIZE(3) | |
||
1221 | serge | 289 | S_00016C_ENABLE_FRAGMENT_PROCESSING(1) | |
1321 | serge | 290 | S_00016C_EFFECTIVE_L1_QUEUE_SIZE(3)); |
1128 | serge | 291 | } |
292 | /* enable first context */ |
||
1221 | serge | 293 | WREG32_MC(R_000102_MC_PT0_CONTEXT0_CNTL, |
294 | S_000102_ENABLE_PAGE_TABLE(1) | |
||
295 | S_000102_PAGE_TABLE_DEPTH(V_000102_PAGE_TABLE_FLAT)); |
||
1321 | serge | 296 | |
1128 | serge | 297 | /* disable all other contexts */ |
1321 | serge | 298 | for (i = 1; i < 8; i++) |
1221 | serge | 299 | WREG32_MC(R_000102_MC_PT0_CONTEXT0_CNTL + i, 0); |
1128 | serge | 300 | |
301 | /* setup the page table */ |
||
1221 | serge | 302 | WREG32_MC(R_00012C_MC_PT0_CONTEXT0_FLAT_BASE_ADDR, |
1128 | serge | 303 | rdev->gart.table_addr); |
1321 | serge | 304 | WREG32_MC(R_00013C_MC_PT0_CONTEXT0_FLAT_START_ADDR, rdev->mc.gtt_start); |
305 | WREG32_MC(R_00014C_MC_PT0_CONTEXT0_FLAT_END_ADDR, rdev->mc.gtt_end); |
||
1221 | serge | 306 | WREG32_MC(R_00011C_MC_PT0_CONTEXT0_DEFAULT_READ_ADDR, 0); |
1128 | serge | 307 | |
1321 | serge | 308 | /* System context maps to VRAM space */ |
309 | WREG32_MC(R_000112_MC_PT0_SYSTEM_APERTURE_LOW_ADDR, rdev->mc.vram_start); |
||
310 | WREG32_MC(R_000114_MC_PT0_SYSTEM_APERTURE_HIGH_ADDR, rdev->mc.vram_end); |
||
311 | |||
1128 | serge | 312 | /* enable page tables */ |
1221 | serge | 313 | tmp = RREG32_MC(R_000100_MC_PT0_CNTL); |
314 | WREG32_MC(R_000100_MC_PT0_CNTL, (tmp | S_000100_ENABLE_PT(1))); |
||
315 | tmp = RREG32_MC(R_000009_MC_CNTL1); |
||
316 | WREG32_MC(R_000009_MC_CNTL1, (tmp | S_000009_ENABLE_PAGE_TABLES(1))); |
||
1128 | serge | 317 | rs600_gart_tlb_flush(rdev); |
318 | rdev->gart.ready = true; |
||
319 | return 0; |
||
320 | } |
||
321 | |||
322 | void rs600_gart_disable(struct radeon_device *rdev) |
||
323 | { |
||
1321 | serge | 324 | u32 tmp; |
325 | int r; |
||
1128 | serge | 326 | |
327 | /* FIXME: disable out of gart access */ |
||
1221 | serge | 328 | WREG32_MC(R_000100_MC_PT0_CNTL, 0); |
329 | tmp = RREG32_MC(R_000009_MC_CNTL1); |
||
330 | WREG32_MC(R_000009_MC_CNTL1, tmp & C_000009_ENABLE_PAGE_TABLES); |
||
331 | if (rdev->gart.table.vram.robj) { |
||
1404 | serge | 332 | r = radeon_bo_reserve(rdev->gart.table.vram.robj, false); |
333 | if (r == 0) { |
||
334 | radeon_bo_kunmap(rdev->gart.table.vram.robj); |
||
335 | radeon_bo_unpin(rdev->gart.table.vram.robj); |
||
336 | radeon_bo_unreserve(rdev->gart.table.vram.robj); |
||
337 | } |
||
1221 | serge | 338 | } |
1128 | serge | 339 | } |
340 | |||
1221 | serge | 341 | void rs600_gart_fini(struct radeon_device *rdev) |
342 | { |
||
1963 | serge | 343 | radeon_gart_fini(rdev); |
1221 | serge | 344 | rs600_gart_disable(rdev); |
345 | radeon_gart_table_vram_free(rdev); |
||
346 | } |
||
347 | |||
1128 | serge | 348 | #define R600_PTE_VALID (1 << 0) |
349 | #define R600_PTE_SYSTEM (1 << 1) |
||
350 | #define R600_PTE_SNOOPED (1 << 2) |
||
351 | #define R600_PTE_READABLE (1 << 5) |
||
352 | #define R600_PTE_WRITEABLE (1 << 6) |
||
353 | |||
354 | int rs600_gart_set_page(struct radeon_device *rdev, int i, uint64_t addr) |
||
355 | { |
||
356 | void __iomem *ptr = (void *)rdev->gart.table.vram.ptr; |
||
357 | |||
358 | if (i < 0 || i > rdev->gart.num_gpu_pages) { |
||
359 | return -EINVAL; |
||
360 | } |
||
361 | addr = addr & 0xFFFFFFFFFFFFF000ULL; |
||
362 | addr |= R600_PTE_VALID | R600_PTE_SYSTEM | R600_PTE_SNOOPED; |
||
363 | addr |= R600_PTE_READABLE | R600_PTE_WRITEABLE; |
||
364 | writeq(addr, ((void __iomem *)ptr) + (i * 8)); |
||
365 | return 0; |
||
366 | } |
||
367 | |||
1321 | serge | 368 | int rs600_irq_set(struct radeon_device *rdev) |
369 | { |
||
370 | uint32_t tmp = 0; |
||
371 | uint32_t mode_int = 0; |
||
372 | u32 hpd1 = RREG32(R_007D08_DC_HOT_PLUG_DETECT1_INT_CONTROL) & |
||
373 | ~S_007D08_DC_HOT_PLUG_DETECT1_INT_EN(1); |
||
374 | u32 hpd2 = RREG32(R_007D18_DC_HOT_PLUG_DETECT2_INT_CONTROL) & |
||
375 | ~S_007D18_DC_HOT_PLUG_DETECT2_INT_EN(1); |
||
1128 | serge | 376 | |
1403 | serge | 377 | if (!rdev->irq.installed) { |
1963 | serge | 378 | WARN(1, "Can't enable IRQ/MSI because no handler is installed\n"); |
1403 | serge | 379 | WREG32(R_000040_GEN_INT_CNTL, 0); |
380 | return -EINVAL; |
||
381 | } |
||
1321 | serge | 382 | if (rdev->irq.sw_int) { |
383 | tmp |= S_000040_SW_INT_EN(1); |
||
384 | } |
||
1963 | serge | 385 | if (rdev->irq.gui_idle) { |
386 | tmp |= S_000040_GUI_IDLE(1); |
||
387 | } |
||
388 | if (rdev->irq.crtc_vblank_int[0] || |
||
389 | rdev->irq.pflip[0]) { |
||
1321 | serge | 390 | mode_int |= S_006540_D1MODE_VBLANK_INT_MASK(1); |
391 | } |
||
1963 | serge | 392 | if (rdev->irq.crtc_vblank_int[1] || |
393 | rdev->irq.pflip[1]) { |
||
1321 | serge | 394 | mode_int |= S_006540_D2MODE_VBLANK_INT_MASK(1); |
395 | } |
||
396 | if (rdev->irq.hpd[0]) { |
||
397 | hpd1 |= S_007D08_DC_HOT_PLUG_DETECT1_INT_EN(1); |
||
398 | } |
||
399 | if (rdev->irq.hpd[1]) { |
||
400 | hpd2 |= S_007D18_DC_HOT_PLUG_DETECT2_INT_EN(1); |
||
401 | } |
||
402 | WREG32(R_000040_GEN_INT_CNTL, tmp); |
||
403 | WREG32(R_006540_DxMODE_INT_MASK, mode_int); |
||
404 | WREG32(R_007D08_DC_HOT_PLUG_DETECT1_INT_CONTROL, hpd1); |
||
405 | WREG32(R_007D18_DC_HOT_PLUG_DETECT2_INT_CONTROL, hpd2); |
||
406 | return 0; |
||
407 | } |
||
1128 | serge | 408 | |
1963 | serge | 409 | static inline u32 rs600_irq_ack(struct radeon_device *rdev) |
1128 | serge | 410 | { |
1221 | serge | 411 | uint32_t irqs = RREG32(R_000044_GEN_INT_STATUS); |
1963 | serge | 412 | uint32_t irq_mask = S_000044_SW_INT(1); |
1321 | serge | 413 | u32 tmp; |
1128 | serge | 414 | |
1963 | serge | 415 | /* the interrupt works, but the status bit is permanently asserted */ |
416 | if (rdev->irq.gui_idle && radeon_gui_idle(rdev)) { |
||
417 | if (!rdev->irq.gui_idle_acked) |
||
418 | irq_mask |= S_000044_GUI_IDLE_STAT(1); |
||
419 | } |
||
420 | |||
1221 | serge | 421 | if (G_000044_DISPLAY_INT_STAT(irqs)) { |
1963 | serge | 422 | rdev->irq.stat_regs.r500.disp_int = RREG32(R_007EDC_DISP_INTERRUPT_STATUS); |
423 | if (G_007EDC_LB_D1_VBLANK_INTERRUPT(rdev->irq.stat_regs.r500.disp_int)) { |
||
1221 | serge | 424 | WREG32(R_006534_D1MODE_VBLANK_STATUS, |
425 | S_006534_D1MODE_VBLANK_ACK(1)); |
||
426 | } |
||
1963 | serge | 427 | if (G_007EDC_LB_D2_VBLANK_INTERRUPT(rdev->irq.stat_regs.r500.disp_int)) { |
1221 | serge | 428 | WREG32(R_006D34_D2MODE_VBLANK_STATUS, |
429 | S_006D34_D2MODE_VBLANK_ACK(1)); |
||
430 | } |
||
1963 | serge | 431 | if (G_007EDC_DC_HOT_PLUG_DETECT1_INTERRUPT(rdev->irq.stat_regs.r500.disp_int)) { |
1321 | serge | 432 | tmp = RREG32(R_007D08_DC_HOT_PLUG_DETECT1_INT_CONTROL); |
433 | tmp |= S_007D08_DC_HOT_PLUG_DETECT1_INT_ACK(1); |
||
434 | WREG32(R_007D08_DC_HOT_PLUG_DETECT1_INT_CONTROL, tmp); |
||
435 | } |
||
1963 | serge | 436 | if (G_007EDC_DC_HOT_PLUG_DETECT2_INTERRUPT(rdev->irq.stat_regs.r500.disp_int)) { |
1321 | serge | 437 | tmp = RREG32(R_007D18_DC_HOT_PLUG_DETECT2_INT_CONTROL); |
438 | tmp |= S_007D18_DC_HOT_PLUG_DETECT2_INT_ACK(1); |
||
439 | WREG32(R_007D18_DC_HOT_PLUG_DETECT2_INT_CONTROL, tmp); |
||
440 | } |
||
1221 | serge | 441 | } else { |
1963 | serge | 442 | rdev->irq.stat_regs.r500.disp_int = 0; |
1129 | serge | 443 | } |
1128 | serge | 444 | |
1221 | serge | 445 | if (irqs) { |
446 | WREG32(R_000044_GEN_INT_STATUS, irqs); |
||
1128 | serge | 447 | } |
1221 | serge | 448 | return irqs & irq_mask; |
1128 | serge | 449 | } |
450 | |||
1221 | serge | 451 | void rs600_irq_disable(struct radeon_device *rdev) |
1128 | serge | 452 | { |
1221 | serge | 453 | WREG32(R_000040_GEN_INT_CNTL, 0); |
454 | WREG32(R_006540_DxMODE_INT_MASK, 0); |
||
455 | /* Wait and acknowledge irq */ |
||
456 | mdelay(1); |
||
1963 | serge | 457 | rs600_irq_ack(rdev); |
1128 | serge | 458 | } |
459 | |||
2005 | serge | 460 | int rs600_irq_process(struct radeon_device *rdev) |
461 | { |
||
462 | u32 status, msi_rearm; |
||
463 | bool queue_hotplug = false; |
||
1128 | serge | 464 | |
2005 | serge | 465 | /* reset gui idle ack. the status bit is broken */ |
466 | rdev->irq.gui_idle_acked = false; |
||
467 | |||
468 | status = rs600_irq_ack(rdev); |
||
469 | if (!status && !rdev->irq.stat_regs.r500.disp_int) { |
||
470 | return IRQ_NONE; |
||
471 | } |
||
472 | while (status || rdev->irq.stat_regs.r500.disp_int) { |
||
473 | /* SW interrupt */ |
||
474 | if (G_000044_SW_INT(status)) { |
||
475 | radeon_fence_process(rdev); |
||
476 | } |
||
477 | /* GUI idle */ |
||
478 | if (G_000040_GUI_IDLE(status)) { |
||
479 | rdev->irq.gui_idle_acked = true; |
||
480 | rdev->pm.gui_idle = true; |
||
481 | // wake_up(&rdev->irq.idle_queue); |
||
482 | } |
||
483 | /* Vertical blank interrupts */ |
||
484 | if (G_007EDC_LB_D1_VBLANK_INTERRUPT(rdev->irq.stat_regs.r500.disp_int)) { |
||
485 | if (rdev->irq.crtc_vblank_int[0]) { |
||
486 | // drm_handle_vblank(rdev->ddev, 0); |
||
487 | rdev->pm.vblank_sync = true; |
||
488 | // wake_up(&rdev->irq.vblank_queue); |
||
489 | } |
||
490 | // if (rdev->irq.pflip[0]) |
||
491 | // radeon_crtc_handle_flip(rdev, 0); |
||
492 | } |
||
493 | if (G_007EDC_LB_D2_VBLANK_INTERRUPT(rdev->irq.stat_regs.r500.disp_int)) { |
||
494 | if (rdev->irq.crtc_vblank_int[1]) { |
||
495 | // drm_handle_vblank(rdev->ddev, 1); |
||
496 | rdev->pm.vblank_sync = true; |
||
497 | // wake_up(&rdev->irq.vblank_queue); |
||
498 | } |
||
499 | // if (rdev->irq.pflip[1]) |
||
500 | // radeon_crtc_handle_flip(rdev, 1); |
||
501 | } |
||
502 | if (G_007EDC_DC_HOT_PLUG_DETECT1_INTERRUPT(rdev->irq.stat_regs.r500.disp_int)) { |
||
503 | queue_hotplug = true; |
||
504 | DRM_DEBUG("HPD1\n"); |
||
505 | } |
||
506 | if (G_007EDC_DC_HOT_PLUG_DETECT2_INTERRUPT(rdev->irq.stat_regs.r500.disp_int)) { |
||
507 | queue_hotplug = true; |
||
508 | DRM_DEBUG("HPD2\n"); |
||
509 | } |
||
510 | status = rs600_irq_ack(rdev); |
||
511 | } |
||
512 | /* reset gui idle ack. the status bit is broken */ |
||
513 | rdev->irq.gui_idle_acked = false; |
||
514 | // if (queue_hotplug) |
||
515 | // schedule_work(&rdev->hotplug_work); |
||
516 | if (rdev->msi_enabled) { |
||
517 | switch (rdev->family) { |
||
518 | case CHIP_RS600: |
||
519 | case CHIP_RS690: |
||
520 | case CHIP_RS740: |
||
521 | msi_rearm = RREG32(RADEON_BUS_CNTL) & ~RS600_MSI_REARM; |
||
522 | WREG32(RADEON_BUS_CNTL, msi_rearm); |
||
523 | WREG32(RADEON_BUS_CNTL, msi_rearm | RS600_MSI_REARM); |
||
524 | break; |
||
525 | default: |
||
526 | msi_rearm = RREG32(RADEON_MSI_REARM_EN) & ~RV370_MSI_REARM_EN; |
||
527 | WREG32(RADEON_MSI_REARM_EN, msi_rearm); |
||
528 | WREG32(RADEON_MSI_REARM_EN, msi_rearm | RV370_MSI_REARM_EN); |
||
529 | break; |
||
530 | } |
||
531 | } |
||
532 | return IRQ_HANDLED; |
||
533 | } |
||
534 | |||
1221 | serge | 535 | u32 rs600_get_vblank_counter(struct radeon_device *rdev, int crtc) |
1128 | serge | 536 | { |
1221 | serge | 537 | if (crtc == 0) |
538 | return RREG32(R_0060A4_D1CRTC_STATUS_FRAME_COUNT); |
||
539 | else |
||
540 | return RREG32(R_0068A4_D2CRTC_STATUS_FRAME_COUNT); |
||
1128 | serge | 541 | } |
542 | |||
543 | int rs600_mc_wait_for_idle(struct radeon_device *rdev) |
||
544 | { |
||
545 | unsigned i; |
||
546 | |||
547 | for (i = 0; i < rdev->usec_timeout; i++) { |
||
1221 | serge | 548 | if (G_000000_MC_IDLE(RREG32_MC(R_000000_MC_STATUS))) |
1128 | serge | 549 | return 0; |
1221 | serge | 550 | udelay(1); |
1128 | serge | 551 | } |
552 | return -1; |
||
553 | } |
||
554 | |||
555 | void rs600_gpu_init(struct radeon_device *rdev) |
||
556 | { |
||
557 | r420_pipes_init(rdev); |
||
1221 | serge | 558 | /* Wait for mc idle */ |
559 | if (rs600_mc_wait_for_idle(rdev)) |
||
560 | dev_warn(rdev->dev, "Wait MC idle timeout before updating MC.\n"); |
||
1128 | serge | 561 | } |
562 | |||
1430 | serge | 563 | void rs600_mc_init(struct radeon_device *rdev) |
1128 | serge | 564 | { |
1430 | serge | 565 | u64 base; |
566 | |||
1963 | serge | 567 | rdev->mc.aper_base = pci_resource_start(rdev->pdev, 0); |
568 | rdev->mc.aper_size = pci_resource_len(rdev->pdev, 0); |
||
1128 | serge | 569 | rdev->mc.vram_is_ddr = true; |
570 | rdev->mc.vram_width = 128; |
||
1321 | serge | 571 | rdev->mc.real_vram_size = RREG32(RADEON_CONFIG_MEMSIZE); |
572 | rdev->mc.mc_vram_size = rdev->mc.real_vram_size; |
||
1430 | serge | 573 | rdev->mc.visible_vram_size = rdev->mc.aper_size; |
574 | rdev->mc.igp_sideport_enabled = radeon_atombios_sideport_present(rdev); |
||
575 | base = RREG32_MC(R_000004_MC_FB_LOCATION); |
||
576 | base = G_000004_MC_FB_START(base) << 16; |
||
577 | radeon_vram_location(rdev, &rdev->mc, base); |
||
1963 | serge | 578 | rdev->mc.gtt_base_align = 0; |
1430 | serge | 579 | radeon_gtt_location(rdev, &rdev->mc); |
1963 | serge | 580 | radeon_update_bandwidth_info(rdev); |
1128 | serge | 581 | } |
582 | |||
1179 | serge | 583 | void rs600_bandwidth_update(struct radeon_device *rdev) |
584 | { |
||
1963 | serge | 585 | struct drm_display_mode *mode0 = NULL; |
586 | struct drm_display_mode *mode1 = NULL; |
||
587 | u32 d1mode_priority_a_cnt, d2mode_priority_a_cnt; |
||
588 | /* FIXME: implement full support */ |
||
589 | |||
590 | radeon_update_display_priority(rdev); |
||
591 | |||
592 | if (rdev->mode_info.crtcs[0]->base.enabled) |
||
593 | mode0 = &rdev->mode_info.crtcs[0]->base.mode; |
||
594 | if (rdev->mode_info.crtcs[1]->base.enabled) |
||
595 | mode1 = &rdev->mode_info.crtcs[1]->base.mode; |
||
596 | |||
597 | rs690_line_buffer_adjust(rdev, mode0, mode1); |
||
598 | |||
599 | if (rdev->disp_priority == 2) { |
||
600 | d1mode_priority_a_cnt = RREG32(R_006548_D1MODE_PRIORITY_A_CNT); |
||
601 | d2mode_priority_a_cnt = RREG32(R_006D48_D2MODE_PRIORITY_A_CNT); |
||
602 | d1mode_priority_a_cnt |= S_006548_D1MODE_PRIORITY_A_ALWAYS_ON(1); |
||
603 | d2mode_priority_a_cnt |= S_006D48_D2MODE_PRIORITY_A_ALWAYS_ON(1); |
||
604 | WREG32(R_006548_D1MODE_PRIORITY_A_CNT, d1mode_priority_a_cnt); |
||
605 | WREG32(R_00654C_D1MODE_PRIORITY_B_CNT, d1mode_priority_a_cnt); |
||
606 | WREG32(R_006D48_D2MODE_PRIORITY_A_CNT, d2mode_priority_a_cnt); |
||
607 | WREG32(R_006D4C_D2MODE_PRIORITY_B_CNT, d2mode_priority_a_cnt); |
||
608 | } |
||
1179 | serge | 609 | } |
1128 | serge | 610 | |
611 | uint32_t rs600_mc_rreg(struct radeon_device *rdev, uint32_t reg) |
||
612 | { |
||
1221 | serge | 613 | WREG32(R_000070_MC_IND_INDEX, S_000070_MC_IND_ADDR(reg) | |
614 | S_000070_MC_IND_CITF_ARB0(1)); |
||
615 | return RREG32(R_000074_MC_IND_DATA); |
||
616 | } |
||
1128 | serge | 617 | |
1221 | serge | 618 | void rs600_mc_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v) |
619 | { |
||
620 | WREG32(R_000070_MC_IND_INDEX, S_000070_MC_IND_ADDR(reg) | |
||
621 | S_000070_MC_IND_CITF_ARB0(1) | S_000070_MC_IND_WR_EN(1)); |
||
622 | WREG32(R_000074_MC_IND_DATA, v); |
||
623 | } |
||
624 | |||
625 | void rs600_debugfs(struct radeon_device *rdev) |
||
626 | { |
||
627 | if (r100_debugfs_rbbm_init(rdev)) |
||
628 | DRM_ERROR("Failed to register debugfs file for RBBM !\n"); |
||
629 | } |
||
630 | |||
631 | void rs600_set_safe_registers(struct radeon_device *rdev) |
||
632 | { |
||
633 | rdev->config.r300.reg_safe_bm = rs600_reg_safe_bm; |
||
634 | rdev->config.r300.reg_safe_bm_size = ARRAY_SIZE(rs600_reg_safe_bm); |
||
635 | } |
||
636 | |||
637 | static void rs600_mc_program(struct radeon_device *rdev) |
||
638 | { |
||
639 | struct rv515_mc_save save; |
||
640 | |||
641 | /* Stops all mc clients */ |
||
642 | rv515_mc_stop(rdev, &save); |
||
643 | |||
644 | /* Wait for mc idle */ |
||
645 | if (rs600_mc_wait_for_idle(rdev)) |
||
646 | dev_warn(rdev->dev, "Wait MC idle timeout before updating MC.\n"); |
||
647 | |||
648 | /* FIXME: What does AGP means for such chipset ? */ |
||
649 | WREG32_MC(R_000005_MC_AGP_LOCATION, 0x0FFFFFFF); |
||
650 | WREG32_MC(R_000006_AGP_BASE, 0); |
||
651 | WREG32_MC(R_000007_AGP_BASE_2, 0); |
||
652 | /* Program MC */ |
||
653 | WREG32_MC(R_000004_MC_FB_LOCATION, |
||
654 | S_000004_MC_FB_START(rdev->mc.vram_start >> 16) | |
||
655 | S_000004_MC_FB_TOP(rdev->mc.vram_end >> 16)); |
||
656 | WREG32(R_000134_HDP_FB_LOCATION, |
||
657 | S_000134_HDP_FB_START(rdev->mc.vram_start >> 16)); |
||
658 | |||
659 | rv515_mc_resume(rdev, &save); |
||
660 | } |
||
661 | |||
662 | static int rs600_startup(struct radeon_device *rdev) |
||
663 | { |
||
664 | int r; |
||
665 | |||
666 | rs600_mc_program(rdev); |
||
667 | /* Resume clock */ |
||
668 | rv515_clock_startup(rdev); |
||
669 | /* Initialize GPU configuration (# pipes, ...) */ |
||
670 | rs600_gpu_init(rdev); |
||
671 | /* Initialize GART (initialize after TTM so we can allocate |
||
672 | * memory through TTM but finalize after TTM) */ |
||
673 | r = rs600_gart_enable(rdev); |
||
674 | if (r) |
||
1128 | serge | 675 | return r; |
2005 | serge | 676 | |
677 | /* allocate wb buffer */ |
||
678 | r = radeon_wb_init(rdev); |
||
679 | if (r) |
||
680 | return r; |
||
681 | |||
1221 | serge | 682 | /* Enable IRQ */ |
2005 | serge | 683 | rs600_irq_set(rdev); |
1403 | serge | 684 | rdev->config.r300.hdp_cntl = RREG32(RADEON_HOST_PATH_CNTL); |
1221 | serge | 685 | /* 1M ring buffer */ |
1413 | serge | 686 | r = r100_cp_init(rdev, 1024 * 1024); |
687 | if (r) { |
||
1963 | serge | 688 | dev_err(rdev->dev, "failed initializing CP (%d).\n", r); |
1413 | serge | 689 | return r; |
690 | } |
||
2005 | serge | 691 | r = r100_ib_init(rdev); |
692 | if (r) { |
||
693 | dev_err(rdev->dev, "failed initializing IB (%d).\n", r); |
||
694 | return r; |
||
695 | } |
||
1221 | serge | 696 | return 0; |
1128 | serge | 697 | } |
698 | |||
1221 | serge | 699 | |
700 | |||
701 | int rs600_init(struct radeon_device *rdev) |
||
1128 | serge | 702 | { |
1221 | serge | 703 | int r; |
704 | |||
705 | /* Disable VGA */ |
||
706 | rv515_vga_render_disable(rdev); |
||
707 | /* Initialize scratch registers */ |
||
708 | radeon_scratch_init(rdev); |
||
709 | /* Initialize surface registers */ |
||
710 | radeon_surface_init(rdev); |
||
1963 | serge | 711 | /* restore some register to sane defaults */ |
712 | r100_restore_sanity(rdev); |
||
1221 | serge | 713 | /* BIOS */ |
714 | if (!radeon_get_bios(rdev)) { |
||
715 | if (ASIC_IS_AVIVO(rdev)) |
||
716 | return -EINVAL; |
||
717 | } |
||
718 | if (rdev->is_atom_bios) { |
||
719 | r = radeon_atombios_init(rdev); |
||
720 | if (r) |
||
721 | return r; |
||
722 | } else { |
||
723 | dev_err(rdev->dev, "Expecting atombios for RS600 GPU\n"); |
||
724 | return -EINVAL; |
||
725 | } |
||
726 | /* Reset gpu before posting otherwise ATOM will enter infinite loop */ |
||
1963 | serge | 727 | if (radeon_asic_reset(rdev)) { |
1221 | serge | 728 | dev_warn(rdev->dev, |
729 | "GPU reset failed ! (0xE40=0x%08X, 0x7C0=0x%08X)\n", |
||
730 | RREG32(R_000E40_RBBM_STATUS), |
||
731 | RREG32(R_0007C0_CP_STAT)); |
||
732 | } |
||
733 | /* check if cards are posted or not */ |
||
1321 | serge | 734 | if (radeon_boot_test_post_card(rdev) == false) |
735 | return -EINVAL; |
||
736 | |||
1221 | serge | 737 | /* Initialize clocks */ |
738 | radeon_get_clock_info(rdev->ddev); |
||
1430 | serge | 739 | /* initialize memory controller */ |
740 | rs600_mc_init(rdev); |
||
1221 | serge | 741 | rs600_debugfs(rdev); |
742 | /* Fence driver */ |
||
2005 | serge | 743 | r = radeon_fence_driver_init(rdev); |
744 | if (r) |
||
745 | return r; |
||
746 | r = radeon_irq_kms_init(rdev); |
||
747 | if (r) |
||
748 | return r; |
||
1221 | serge | 749 | /* Memory manager */ |
1321 | serge | 750 | r = radeon_bo_init(rdev); |
1221 | serge | 751 | if (r) |
752 | return r; |
||
753 | r = rs600_gart_init(rdev); |
||
754 | if (r) |
||
755 | return r; |
||
756 | rs600_set_safe_registers(rdev); |
||
757 | rdev->accel_working = true; |
||
758 | r = rs600_startup(rdev); |
||
759 | if (r) { |
||
760 | /* Somethings want wront with the accel init stop accel */ |
||
761 | dev_err(rdev->dev, "Disabling GPU acceleration\n"); |
||
762 | // r100_cp_fini(rdev); |
||
763 | // r100_wb_fini(rdev); |
||
764 | // r100_ib_fini(rdev); |
||
765 | rs600_gart_fini(rdev); |
||
766 | // radeon_irq_kms_fini(rdev); |
||
767 | rdev->accel_working = false; |
||
768 | } |
||
769 | return 0; |
||
1128 | serge | 770 | }><>>>><>><>><>><>><>>> |