Subversion Repositories Kolibri OS

Rev

Rev 1963 | Rev 5078 | Go to most recent revision | Details | Compare with Previous | Last modification | View Log | RSS feed

Rev Author Line No. Line
1126 serge 1
/*
2
 * Copyright 2008 Advanced Micro Devices, Inc.
3
 * Copyright 2008 Red Hat Inc.
4
 * Copyright 2009 Jerome Glisse.
5
 *
6
 * Permission is hereby granted, free of charge, to any person obtaining a
7
 * copy of this software and associated documentation files (the "Software"),
8
 * to deal in the Software without restriction, including without limitation
9
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10
 * and/or sell copies of the Software, and to permit persons to whom the
11
 * Software is furnished to do so, subject to the following conditions:
12
 *
13
 * The above copyright notice and this permission notice shall be included in
14
 * all copies or substantial portions of the Software.
15
 *
16
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
19
 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
20
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
21
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
22
 * OTHER DEALINGS IN THE SOFTWARE.
23
 *
24
 * Authors: Dave Airlie
25
 *          Alex Deucher
26
 *          Jerome Glisse
27
 */
28
#ifndef __RADEON_OBJECT_H__
29
#define __RADEON_OBJECT_H__
30
 
1321 serge 31
#include 
32
#include "radeon.h"
1126 serge 33
 
2997 Serge 34
struct sg_table;
35
 
1321 serge 36
/**
37
 * radeon_mem_type_to_domain - return domain corresponding to mem_type
38
 * @mem_type:	ttm memory type
39
 *
40
 * Returns corresponding domain of the ttm mem_type
1126 serge 41
 */
1321 serge 42
static inline unsigned radeon_mem_type_to_domain(u32 mem_type)
43
{
44
	switch (mem_type) {
45
	case TTM_PL_VRAM:
46
		return RADEON_GEM_DOMAIN_VRAM;
47
	case TTM_PL_TT:
48
		return RADEON_GEM_DOMAIN_GTT;
49
	case TTM_PL_SYSTEM:
50
		return RADEON_GEM_DOMAIN_CPU;
51
	default:
52
		break;
53
	}
54
	return 0;
55
}
1126 serge 56
 
2997 Serge 57
int radeon_bo_reserve(struct radeon_bo *bo, bool no_intr);
1126 serge 58
 
1321 serge 59
static inline void radeon_bo_unreserve(struct radeon_bo *bo)
60
{
61
	ttm_bo_unreserve(&bo->tbo);
62
}
1126 serge 63
 
1321 serge 64
/**
65
 * radeon_bo_gpu_offset - return GPU offset of bo
66
 * @bo:	radeon object for which we query the offset
1404 serge 67
 *
1321 serge 68
 * Returns current GPU offset of the object.
1404 serge 69
 *
1321 serge 70
 * Note: object should either be pinned or reserved when calling this
1963 serge 71
 * function, it might be useful to add check for this for debugging.
1404 serge 72
 */
1321 serge 73
static inline u64 radeon_bo_gpu_offset(struct radeon_bo *bo)
74
{
75
	return bo->tbo.offset;
76
}
1126 serge 77
 
1321 serge 78
static inline unsigned long radeon_bo_size(struct radeon_bo *bo)
79
{
80
	return bo->tbo.num_pages << PAGE_SHIFT;
81
}
1126 serge 82
 
1321 serge 83
static inline bool radeon_bo_is_reserved(struct radeon_bo *bo)
84
{
85
	return !!atomic_read(&bo->tbo.reserved);
86
}
1126 serge 87
 
2997 Serge 88
static inline unsigned radeon_bo_ngpu_pages(struct radeon_bo *bo)
89
{
90
	return (bo->tbo.num_pages << PAGE_SHIFT) / RADEON_GPU_PAGE_SIZE;
91
}
92
 
93
static inline unsigned radeon_bo_gpu_page_alignment(struct radeon_bo *bo)
94
{
95
	return (bo->tbo.mem.page_alignment << PAGE_SHIFT) / RADEON_GPU_PAGE_SIZE;
96
}
97
 
1321 serge 98
/**
99
 * radeon_bo_mmap_offset - return mmap offset of bo
100
 * @bo:	radeon object for which we query the offset
1404 serge 101
 *
1321 serge 102
 * Returns mmap offset of the object.
1404 serge 103
 *
1321 serge 104
 * Note: addr_space_offset is constant after ttm bo init thus isn't protected
105
 * by any lock.
1404 serge 106
 */
1321 serge 107
static inline u64 radeon_bo_mmap_offset(struct radeon_bo *bo)
108
{
109
	return bo->tbo.addr_space_offset;
110
}
1126 serge 111
 
2997 Serge 112
extern int radeon_bo_wait(struct radeon_bo *bo, u32 *mem_type,
113
			  bool no_wait);
1126 serge 114
 
1321 serge 115
extern int radeon_bo_create(struct radeon_device *rdev,
1963 serge 116
				unsigned long size, int byte_align,
1321 serge 117
				bool kernel, u32 domain,
2997 Serge 118
			    struct sg_table *sg,
1321 serge 119
				struct radeon_bo **bo_ptr);
120
extern int radeon_bo_kmap(struct radeon_bo *bo, void **ptr);
121
extern void radeon_bo_kunmap(struct radeon_bo *bo);
122
extern void radeon_bo_unref(struct radeon_bo **bo);
123
extern int radeon_bo_pin(struct radeon_bo *bo, u32 domain, u64 *gpu_addr);
2997 Serge 124
extern int radeon_bo_pin_restricted(struct radeon_bo *bo, u32 domain,
125
				    u64 max_offset, u64 *gpu_addr);
1321 serge 126
extern int radeon_bo_unpin(struct radeon_bo *bo);
127
extern int radeon_bo_evict_vram(struct radeon_device *rdev);
128
extern void radeon_bo_force_delete(struct radeon_device *rdev);
129
extern int radeon_bo_init(struct radeon_device *rdev);
130
extern void radeon_bo_fini(struct radeon_device *rdev);
131
extern void radeon_bo_list_add_object(struct radeon_bo_list *lobj,
132
				struct list_head *head);
1428 serge 133
extern int radeon_bo_list_validate(struct list_head *head);
1321 serge 134
extern int radeon_bo_fbdev_mmap(struct radeon_bo *bo,
135
				struct vm_area_struct *vma);
136
extern int radeon_bo_set_tiling_flags(struct radeon_bo *bo,
137
				u32 tiling_flags, u32 pitch);
138
extern void radeon_bo_get_tiling_flags(struct radeon_bo *bo,
139
				u32 *tiling_flags, u32 *pitch);
140
extern int radeon_bo_check_tiling(struct radeon_bo *bo, bool has_moved,
141
				bool force_drop);
142
extern void radeon_bo_move_notify(struct ttm_buffer_object *bo,
143
					struct ttm_mem_reg *mem);
1963 serge 144
extern int radeon_bo_fault_reserve_notify(struct ttm_buffer_object *bo);
1321 serge 145
extern int radeon_bo_get_surface_reg(struct radeon_bo *bo);
2997 Serge 146
 
147
/*
148
 * sub allocation
149
 */
150
 
151
static inline uint64_t radeon_sa_bo_gpu_addr(struct radeon_sa_bo *sa_bo)
152
{
153
	return sa_bo->manager->gpu_addr + sa_bo->soffset;
154
}
155
 
156
static inline void * radeon_sa_bo_cpu_addr(struct radeon_sa_bo *sa_bo)
157
{
158
	return sa_bo->manager->cpu_ptr + sa_bo->soffset;
159
}
160
 
161
extern int radeon_sa_bo_manager_init(struct radeon_device *rdev,
162
				     struct radeon_sa_manager *sa_manager,
163
				     unsigned size, u32 domain);
164
extern void radeon_sa_bo_manager_fini(struct radeon_device *rdev,
165
				      struct radeon_sa_manager *sa_manager);
166
extern int radeon_sa_bo_manager_start(struct radeon_device *rdev,
167
				      struct radeon_sa_manager *sa_manager);
168
extern int radeon_sa_bo_manager_suspend(struct radeon_device *rdev,
169
					struct radeon_sa_manager *sa_manager);
170
extern int radeon_sa_bo_new(struct radeon_device *rdev,
171
			    struct radeon_sa_manager *sa_manager,
172
			    struct radeon_sa_bo **sa_bo,
173
			    unsigned size, unsigned align, bool block);
174
extern void radeon_sa_bo_free(struct radeon_device *rdev,
175
			      struct radeon_sa_bo **sa_bo,
176
			      struct radeon_fence *fence);
177
#if defined(CONFIG_DEBUG_FS)
178
extern void radeon_sa_bo_dump_debug_info(struct radeon_sa_manager *sa_manager,
179
					 struct seq_file *m);
1126 serge 180
#endif
2997 Serge 181
 
182
 
183
#endif