Rev 5078 | Go to most recent revision | Details | Compare with Previous | Last modification | View Log | RSS feed
Rev | Author | Line No. | Line |
---|---|---|---|
1117 | serge | 1 | /* |
2 | * Copyright 2008 Advanced Micro Devices, Inc. |
||
3 | * Copyright 2008 Red Hat Inc. |
||
4 | * Copyright 2009 Jerome Glisse. |
||
5 | * |
||
6 | * Permission is hereby granted, free of charge, to any person obtaining a |
||
7 | * copy of this software and associated documentation files (the "Software"), |
||
8 | * to deal in the Software without restriction, including without limitation |
||
9 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, |
||
10 | * and/or sell copies of the Software, and to permit persons to whom the |
||
11 | * Software is furnished to do so, subject to the following conditions: |
||
12 | * |
||
13 | * The above copyright notice and this permission notice shall be included in |
||
14 | * all copies or substantial portions of the Software. |
||
15 | * |
||
16 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR |
||
17 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, |
||
18 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL |
||
19 | * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR |
||
20 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, |
||
21 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR |
||
22 | * OTHER DEALINGS IN THE SOFTWARE. |
||
23 | * |
||
24 | * Authors: Dave Airlie |
||
25 | * Alex Deucher |
||
26 | * Jerome Glisse |
||
27 | */ |
||
2997 | Serge | 28 | #include |
1117 | serge | 29 | #include "radeon_reg.h" |
30 | #include "radeon.h" |
||
31 | #include "atom.h" |
||
32 | |||
1963 | serge | 33 | #include |
1117 | serge | 34 | /* |
35 | * BIOS. |
||
36 | */ |
||
1233 | serge | 37 | |
38 | /* If you boot an IGP board with a discrete card as the primary, |
||
39 | * the IGP rom is not accessible via the rom bar as the IGP rom is |
||
40 | * part of the system bios. On boot, the system bios puts a |
||
41 | * copy of the igp rom at the start of vram if a discrete card is |
||
42 | * present. |
||
43 | */ |
||
44 | static bool igp_read_bios_from_vram(struct radeon_device *rdev) |
||
45 | { |
||
46 | uint8_t __iomem *bios; |
||
47 | resource_size_t vram_base; |
||
48 | resource_size_t size = 256 * 1024; /* ??? */ |
||
49 | |||
1963 | serge | 50 | if (!(rdev->flags & RADEON_IS_IGP)) |
51 | if (!radeon_card_posted(rdev)) |
||
52 | return false; |
||
53 | |||
1233 | serge | 54 | rdev->bios = NULL; |
1963 | serge | 55 | vram_base = pci_resource_start(rdev->pdev, 0); |
1233 | serge | 56 | bios = ioremap(vram_base, size); |
57 | if (!bios) { |
||
58 | return false; |
||
59 | } |
||
60 | |||
61 | if (size == 0 || bios[0] != 0x55 || bios[1] != 0xaa) { |
||
62 | iounmap(bios); |
||
63 | return false; |
||
64 | } |
||
65 | rdev->bios = kmalloc(size, GFP_KERNEL); |
||
66 | if (rdev->bios == NULL) { |
||
67 | iounmap(bios); |
||
68 | return false; |
||
69 | } |
||
70 | memcpy(rdev->bios, bios, size); |
||
71 | iounmap(bios); |
||
72 | return true; |
||
73 | } |
||
74 | |||
1117 | serge | 75 | static bool radeon_read_bios(struct radeon_device *rdev) |
76 | { |
||
6104 | serge | 77 | uint8_t __iomem *bios, val1, val2; |
78 | size_t size; |
||
1117 | serge | 79 | |
80 | rdev->bios = NULL; |
||
1221 | serge | 81 | /* XXX: some cards may return 0 for rom size? ddx has a workaround */ |
82 | bios = pci_map_rom(rdev->pdev, &size); |
||
1117 | serge | 83 | if (!bios) { |
84 | return false; |
||
85 | } |
||
86 | |||
87 | if (size == 0 || bios[0] != 0x55 || bios[1] != 0xaa) { |
||
88 | // pci_unmap_rom(rdev->pdev, bios); |
||
89 | return false; |
||
90 | } |
||
1179 | serge | 91 | rdev->bios = kmalloc(size, GFP_KERNEL); |
1117 | serge | 92 | if (rdev->bios == NULL) { |
93 | return false; |
||
94 | } |
||
95 | memcpy(rdev->bios, bios, size); |
||
96 | return true; |
||
97 | } |
||
98 | |||
2997 | Serge | 99 | #ifdef CONFIG_ACPI |
1430 | serge | 100 | /* ATRM is used to get the BIOS on the discrete cards in |
101 | * dual-gpu systems. |
||
102 | */ |
||
2997 | Serge | 103 | /* retrieve the ROM in 4k blocks */ |
104 | #define ATRM_BIOS_PAGE 4096 |
||
105 | /** |
||
106 | * radeon_atrm_call - fetch a chunk of the vbios |
||
107 | * |
||
108 | * @atrm_handle: acpi ATRM handle |
||
109 | * @bios: vbios image pointer |
||
110 | * @offset: offset of vbios image data to fetch |
||
111 | * @len: length of vbios image data to fetch |
||
112 | * |
||
113 | * Executes ATRM to fetch a chunk of the discrete |
||
114 | * vbios image on PX systems (all asics). |
||
115 | * Returns the length of the buffer fetched. |
||
116 | */ |
||
117 | static int radeon_atrm_call(acpi_handle atrm_handle, uint8_t *bios, |
||
118 | int offset, int len) |
||
119 | { |
||
120 | acpi_status status; |
||
121 | union acpi_object atrm_arg_elements[2], *obj; |
||
122 | struct acpi_object_list atrm_arg; |
||
123 | struct acpi_buffer buffer = { ACPI_ALLOCATE_BUFFER, NULL}; |
||
124 | |||
125 | atrm_arg.count = 2; |
||
126 | atrm_arg.pointer = &atrm_arg_elements[0]; |
||
127 | |||
128 | atrm_arg_elements[0].type = ACPI_TYPE_INTEGER; |
||
129 | atrm_arg_elements[0].integer.value = offset; |
||
130 | |||
131 | atrm_arg_elements[1].type = ACPI_TYPE_INTEGER; |
||
132 | atrm_arg_elements[1].integer.value = len; |
||
133 | |||
134 | status = acpi_evaluate_object(atrm_handle, NULL, &atrm_arg, &buffer); |
||
135 | if (ACPI_FAILURE(status)) { |
||
136 | printk("failed to evaluate ATRM got %s\n", acpi_format_exception(status)); |
||
137 | return -ENODEV; |
||
138 | } |
||
139 | |||
140 | obj = (union acpi_object *)buffer.pointer; |
||
141 | memcpy(bios+offset, obj->buffer.pointer, obj->buffer.length); |
||
142 | len = obj->buffer.length; |
||
143 | kfree(buffer.pointer); |
||
144 | return len; |
||
145 | } |
||
146 | |||
1430 | serge | 147 | static bool radeon_atrm_get_bios(struct radeon_device *rdev) |
148 | { |
||
149 | int ret; |
||
2004 | serge | 150 | int size = 256 * 1024; |
1430 | serge | 151 | int i; |
2997 | Serge | 152 | struct pci_dev *pdev = NULL; |
153 | acpi_handle dhandle, atrm_handle; |
||
154 | acpi_status status; |
||
155 | bool found = false; |
||
1430 | serge | 156 | |
2997 | Serge | 157 | /* ATRM is for the discrete card only */ |
158 | if (rdev->flags & RADEON_IS_IGP) |
||
1430 | serge | 159 | return false; |
160 | |||
2997 | Serge | 161 | while ((pdev = pci_get_class(PCI_CLASS_DISPLAY_VGA << 8, pdev)) != NULL) { |
5078 | serge | 162 | dhandle = ACPI_HANDLE(&pdev->dev); |
2997 | Serge | 163 | if (!dhandle) |
164 | continue; |
||
165 | |||
166 | status = acpi_get_handle(dhandle, "ATRM", &atrm_handle); |
||
167 | if (!ACPI_FAILURE(status)) { |
||
168 | found = true; |
||
169 | break; |
||
170 | } |
||
171 | } |
||
172 | |||
173 | if (!found) |
||
174 | return false; |
||
175 | |||
1430 | serge | 176 | rdev->bios = kmalloc(size, GFP_KERNEL); |
177 | if (!rdev->bios) { |
||
178 | DRM_ERROR("Unable to allocate bios\n"); |
||
179 | return false; |
||
180 | } |
||
181 | |||
182 | for (i = 0; i < size / ATRM_BIOS_PAGE; i++) { |
||
2997 | Serge | 183 | ret = radeon_atrm_call(atrm_handle, |
184 | rdev->bios, |
||
6104 | serge | 185 | (i * ATRM_BIOS_PAGE), |
186 | ATRM_BIOS_PAGE); |
||
2997 | Serge | 187 | if (ret < ATRM_BIOS_PAGE) |
1430 | serge | 188 | break; |
189 | } |
||
190 | |||
191 | if (i == 0 || rdev->bios[0] != 0x55 || rdev->bios[1] != 0xaa) { |
||
192 | kfree(rdev->bios); |
||
193 | return false; |
||
194 | } |
||
195 | return true; |
||
196 | } |
||
2997 | Serge | 197 | #else |
3120 | serge | 198 | static inline bool radeon_atrm_get_bios(struct radeon_device *rdev) |
2997 | Serge | 199 | { |
6104 | serge | 200 | return false; |
2997 | Serge | 201 | } |
202 | #endif |
||
1963 | serge | 203 | |
204 | static bool ni_read_disabled_bios(struct radeon_device *rdev) |
||
205 | { |
||
206 | u32 bus_cntl; |
||
207 | u32 d1vga_control; |
||
208 | u32 d2vga_control; |
||
209 | u32 vga_render_control; |
||
210 | u32 rom_cntl; |
||
211 | bool r; |
||
212 | |||
213 | bus_cntl = RREG32(R600_BUS_CNTL); |
||
214 | d1vga_control = RREG32(AVIVO_D1VGA_CONTROL); |
||
215 | d2vga_control = RREG32(AVIVO_D2VGA_CONTROL); |
||
216 | vga_render_control = RREG32(AVIVO_VGA_RENDER_CONTROL); |
||
217 | rom_cntl = RREG32(R600_ROM_CNTL); |
||
218 | |||
219 | /* enable the rom */ |
||
220 | WREG32(R600_BUS_CNTL, (bus_cntl & ~R600_BIOS_ROM_DIS)); |
||
3764 | Serge | 221 | if (!ASIC_IS_NODCE(rdev)) { |
6104 | serge | 222 | /* Disable VGA mode */ |
223 | WREG32(AVIVO_D1VGA_CONTROL, |
||
224 | (d1vga_control & ~(AVIVO_DVGA_CONTROL_MODE_ENABLE | |
||
225 | AVIVO_DVGA_CONTROL_TIMING_SELECT))); |
||
226 | WREG32(AVIVO_D2VGA_CONTROL, |
||
227 | (d2vga_control & ~(AVIVO_DVGA_CONTROL_MODE_ENABLE | |
||
228 | AVIVO_DVGA_CONTROL_TIMING_SELECT))); |
||
229 | WREG32(AVIVO_VGA_RENDER_CONTROL, |
||
230 | (vga_render_control & ~AVIVO_VGA_VSTATUS_CNTL_MASK)); |
||
3764 | Serge | 231 | } |
1963 | serge | 232 | WREG32(R600_ROM_CNTL, rom_cntl | R600_SCK_OVERWRITE); |
233 | |||
234 | r = radeon_read_bios(rdev); |
||
235 | |||
236 | /* restore regs */ |
||
237 | WREG32(R600_BUS_CNTL, bus_cntl); |
||
3764 | Serge | 238 | if (!ASIC_IS_NODCE(rdev)) { |
6104 | serge | 239 | WREG32(AVIVO_D1VGA_CONTROL, d1vga_control); |
240 | WREG32(AVIVO_D2VGA_CONTROL, d2vga_control); |
||
241 | WREG32(AVIVO_VGA_RENDER_CONTROL, vga_render_control); |
||
3764 | Serge | 242 | } |
1963 | serge | 243 | WREG32(R600_ROM_CNTL, rom_cntl); |
244 | return r; |
||
245 | } |
||
246 | |||
1117 | serge | 247 | static bool r700_read_disabled_bios(struct radeon_device *rdev) |
248 | { |
||
249 | uint32_t viph_control; |
||
250 | uint32_t bus_cntl; |
||
251 | uint32_t d1vga_control; |
||
252 | uint32_t d2vga_control; |
||
253 | uint32_t vga_render_control; |
||
254 | uint32_t rom_cntl; |
||
255 | uint32_t cg_spll_func_cntl = 0; |
||
256 | uint32_t cg_spll_status; |
||
257 | bool r; |
||
258 | |||
259 | viph_control = RREG32(RADEON_VIPH_CONTROL); |
||
1963 | serge | 260 | bus_cntl = RREG32(R600_BUS_CNTL); |
1117 | serge | 261 | d1vga_control = RREG32(AVIVO_D1VGA_CONTROL); |
262 | d2vga_control = RREG32(AVIVO_D2VGA_CONTROL); |
||
263 | vga_render_control = RREG32(AVIVO_VGA_RENDER_CONTROL); |
||
264 | rom_cntl = RREG32(R600_ROM_CNTL); |
||
265 | |||
266 | /* disable VIP */ |
||
267 | WREG32(RADEON_VIPH_CONTROL, (viph_control & ~RADEON_VIPH_EN)); |
||
268 | /* enable the rom */ |
||
1963 | serge | 269 | WREG32(R600_BUS_CNTL, (bus_cntl & ~R600_BIOS_ROM_DIS)); |
1117 | serge | 270 | /* Disable VGA mode */ |
271 | WREG32(AVIVO_D1VGA_CONTROL, |
||
272 | (d1vga_control & ~(AVIVO_DVGA_CONTROL_MODE_ENABLE | |
||
273 | AVIVO_DVGA_CONTROL_TIMING_SELECT))); |
||
274 | WREG32(AVIVO_D2VGA_CONTROL, |
||
275 | (d2vga_control & ~(AVIVO_DVGA_CONTROL_MODE_ENABLE | |
||
276 | AVIVO_DVGA_CONTROL_TIMING_SELECT))); |
||
277 | WREG32(AVIVO_VGA_RENDER_CONTROL, |
||
278 | (vga_render_control & ~AVIVO_VGA_VSTATUS_CNTL_MASK)); |
||
279 | |||
280 | if (rdev->family == CHIP_RV730) { |
||
281 | cg_spll_func_cntl = RREG32(R600_CG_SPLL_FUNC_CNTL); |
||
282 | |||
283 | /* enable bypass mode */ |
||
284 | WREG32(R600_CG_SPLL_FUNC_CNTL, (cg_spll_func_cntl | |
||
285 | R600_SPLL_BYPASS_EN)); |
||
286 | |||
287 | /* wait for SPLL_CHG_STATUS to change to 1 */ |
||
288 | cg_spll_status = 0; |
||
289 | while (!(cg_spll_status & R600_SPLL_CHG_STATUS)) |
||
290 | cg_spll_status = RREG32(R600_CG_SPLL_STATUS); |
||
291 | |||
292 | WREG32(R600_ROM_CNTL, (rom_cntl & ~R600_SCK_OVERWRITE)); |
||
293 | } else |
||
294 | WREG32(R600_ROM_CNTL, (rom_cntl | R600_SCK_OVERWRITE)); |
||
295 | |||
296 | r = radeon_read_bios(rdev); |
||
297 | |||
298 | /* restore regs */ |
||
299 | if (rdev->family == CHIP_RV730) { |
||
300 | WREG32(R600_CG_SPLL_FUNC_CNTL, cg_spll_func_cntl); |
||
301 | |||
302 | /* wait for SPLL_CHG_STATUS to change to 1 */ |
||
303 | cg_spll_status = 0; |
||
304 | while (!(cg_spll_status & R600_SPLL_CHG_STATUS)) |
||
305 | cg_spll_status = RREG32(R600_CG_SPLL_STATUS); |
||
306 | } |
||
307 | WREG32(RADEON_VIPH_CONTROL, viph_control); |
||
1963 | serge | 308 | WREG32(R600_BUS_CNTL, bus_cntl); |
1117 | serge | 309 | WREG32(AVIVO_D1VGA_CONTROL, d1vga_control); |
310 | WREG32(AVIVO_D2VGA_CONTROL, d2vga_control); |
||
311 | WREG32(AVIVO_VGA_RENDER_CONTROL, vga_render_control); |
||
312 | WREG32(R600_ROM_CNTL, rom_cntl); |
||
313 | return r; |
||
314 | } |
||
315 | |||
316 | static bool r600_read_disabled_bios(struct radeon_device *rdev) |
||
317 | { |
||
318 | uint32_t viph_control; |
||
319 | uint32_t bus_cntl; |
||
320 | uint32_t d1vga_control; |
||
321 | uint32_t d2vga_control; |
||
322 | uint32_t vga_render_control; |
||
323 | uint32_t rom_cntl; |
||
324 | uint32_t general_pwrmgt; |
||
325 | uint32_t low_vid_lower_gpio_cntl; |
||
326 | uint32_t medium_vid_lower_gpio_cntl; |
||
327 | uint32_t high_vid_lower_gpio_cntl; |
||
328 | uint32_t ctxsw_vid_lower_gpio_cntl; |
||
329 | uint32_t lower_gpio_enable; |
||
330 | bool r; |
||
331 | |||
332 | viph_control = RREG32(RADEON_VIPH_CONTROL); |
||
1963 | serge | 333 | bus_cntl = RREG32(R600_BUS_CNTL); |
1117 | serge | 334 | d1vga_control = RREG32(AVIVO_D1VGA_CONTROL); |
335 | d2vga_control = RREG32(AVIVO_D2VGA_CONTROL); |
||
336 | vga_render_control = RREG32(AVIVO_VGA_RENDER_CONTROL); |
||
337 | rom_cntl = RREG32(R600_ROM_CNTL); |
||
338 | general_pwrmgt = RREG32(R600_GENERAL_PWRMGT); |
||
339 | low_vid_lower_gpio_cntl = RREG32(R600_LOW_VID_LOWER_GPIO_CNTL); |
||
340 | medium_vid_lower_gpio_cntl = RREG32(R600_MEDIUM_VID_LOWER_GPIO_CNTL); |
||
341 | high_vid_lower_gpio_cntl = RREG32(R600_HIGH_VID_LOWER_GPIO_CNTL); |
||
342 | ctxsw_vid_lower_gpio_cntl = RREG32(R600_CTXSW_VID_LOWER_GPIO_CNTL); |
||
343 | lower_gpio_enable = RREG32(R600_LOWER_GPIO_ENABLE); |
||
344 | |||
345 | /* disable VIP */ |
||
346 | WREG32(RADEON_VIPH_CONTROL, (viph_control & ~RADEON_VIPH_EN)); |
||
347 | /* enable the rom */ |
||
1963 | serge | 348 | WREG32(R600_BUS_CNTL, (bus_cntl & ~R600_BIOS_ROM_DIS)); |
1117 | serge | 349 | /* Disable VGA mode */ |
350 | WREG32(AVIVO_D1VGA_CONTROL, |
||
351 | (d1vga_control & ~(AVIVO_DVGA_CONTROL_MODE_ENABLE | |
||
352 | AVIVO_DVGA_CONTROL_TIMING_SELECT))); |
||
353 | WREG32(AVIVO_D2VGA_CONTROL, |
||
354 | (d2vga_control & ~(AVIVO_DVGA_CONTROL_MODE_ENABLE | |
||
355 | AVIVO_DVGA_CONTROL_TIMING_SELECT))); |
||
356 | WREG32(AVIVO_VGA_RENDER_CONTROL, |
||
357 | (vga_render_control & ~AVIVO_VGA_VSTATUS_CNTL_MASK)); |
||
358 | |||
359 | WREG32(R600_ROM_CNTL, |
||
360 | ((rom_cntl & ~R600_SCK_PRESCALE_CRYSTAL_CLK_MASK) | |
||
361 | (1 << R600_SCK_PRESCALE_CRYSTAL_CLK_SHIFT) | |
||
362 | R600_SCK_OVERWRITE)); |
||
363 | |||
364 | WREG32(R600_GENERAL_PWRMGT, (general_pwrmgt & ~R600_OPEN_DRAIN_PADS)); |
||
365 | WREG32(R600_LOW_VID_LOWER_GPIO_CNTL, |
||
366 | (low_vid_lower_gpio_cntl & ~0x400)); |
||
367 | WREG32(R600_MEDIUM_VID_LOWER_GPIO_CNTL, |
||
368 | (medium_vid_lower_gpio_cntl & ~0x400)); |
||
369 | WREG32(R600_HIGH_VID_LOWER_GPIO_CNTL, |
||
370 | (high_vid_lower_gpio_cntl & ~0x400)); |
||
371 | WREG32(R600_CTXSW_VID_LOWER_GPIO_CNTL, |
||
372 | (ctxsw_vid_lower_gpio_cntl & ~0x400)); |
||
373 | WREG32(R600_LOWER_GPIO_ENABLE, (lower_gpio_enable | 0x400)); |
||
374 | |||
375 | r = radeon_read_bios(rdev); |
||
376 | |||
377 | /* restore regs */ |
||
378 | WREG32(RADEON_VIPH_CONTROL, viph_control); |
||
1963 | serge | 379 | WREG32(R600_BUS_CNTL, bus_cntl); |
1117 | serge | 380 | WREG32(AVIVO_D1VGA_CONTROL, d1vga_control); |
381 | WREG32(AVIVO_D2VGA_CONTROL, d2vga_control); |
||
382 | WREG32(AVIVO_VGA_RENDER_CONTROL, vga_render_control); |
||
383 | WREG32(R600_ROM_CNTL, rom_cntl); |
||
384 | WREG32(R600_GENERAL_PWRMGT, general_pwrmgt); |
||
385 | WREG32(R600_LOW_VID_LOWER_GPIO_CNTL, low_vid_lower_gpio_cntl); |
||
386 | WREG32(R600_MEDIUM_VID_LOWER_GPIO_CNTL, medium_vid_lower_gpio_cntl); |
||
387 | WREG32(R600_HIGH_VID_LOWER_GPIO_CNTL, high_vid_lower_gpio_cntl); |
||
388 | WREG32(R600_CTXSW_VID_LOWER_GPIO_CNTL, ctxsw_vid_lower_gpio_cntl); |
||
389 | WREG32(R600_LOWER_GPIO_ENABLE, lower_gpio_enable); |
||
390 | return r; |
||
391 | } |
||
392 | |||
393 | static bool avivo_read_disabled_bios(struct radeon_device *rdev) |
||
394 | { |
||
395 | uint32_t seprom_cntl1; |
||
396 | uint32_t viph_control; |
||
397 | uint32_t bus_cntl; |
||
398 | uint32_t d1vga_control; |
||
399 | uint32_t d2vga_control; |
||
400 | uint32_t vga_render_control; |
||
401 | uint32_t gpiopad_a; |
||
402 | uint32_t gpiopad_en; |
||
403 | uint32_t gpiopad_mask; |
||
404 | bool r; |
||
405 | |||
406 | seprom_cntl1 = RREG32(RADEON_SEPROM_CNTL1); |
||
407 | viph_control = RREG32(RADEON_VIPH_CONTROL); |
||
2005 | serge | 408 | bus_cntl = RREG32(RV370_BUS_CNTL); |
1117 | serge | 409 | d1vga_control = RREG32(AVIVO_D1VGA_CONTROL); |
410 | d2vga_control = RREG32(AVIVO_D2VGA_CONTROL); |
||
411 | vga_render_control = RREG32(AVIVO_VGA_RENDER_CONTROL); |
||
412 | gpiopad_a = RREG32(RADEON_GPIOPAD_A); |
||
413 | gpiopad_en = RREG32(RADEON_GPIOPAD_EN); |
||
414 | gpiopad_mask = RREG32(RADEON_GPIOPAD_MASK); |
||
415 | |||
416 | WREG32(RADEON_SEPROM_CNTL1, |
||
417 | ((seprom_cntl1 & ~RADEON_SCK_PRESCALE_MASK) | |
||
418 | (0xc << RADEON_SCK_PRESCALE_SHIFT))); |
||
419 | WREG32(RADEON_GPIOPAD_A, 0); |
||
420 | WREG32(RADEON_GPIOPAD_EN, 0); |
||
421 | WREG32(RADEON_GPIOPAD_MASK, 0); |
||
422 | |||
423 | /* disable VIP */ |
||
424 | WREG32(RADEON_VIPH_CONTROL, (viph_control & ~RADEON_VIPH_EN)); |
||
425 | |||
426 | /* enable the rom */ |
||
2005 | serge | 427 | WREG32(RV370_BUS_CNTL, (bus_cntl & ~RV370_BUS_BIOS_DIS_ROM)); |
1117 | serge | 428 | |
429 | /* Disable VGA mode */ |
||
430 | WREG32(AVIVO_D1VGA_CONTROL, |
||
431 | (d1vga_control & ~(AVIVO_DVGA_CONTROL_MODE_ENABLE | |
||
432 | AVIVO_DVGA_CONTROL_TIMING_SELECT))); |
||
433 | WREG32(AVIVO_D2VGA_CONTROL, |
||
434 | (d2vga_control & ~(AVIVO_DVGA_CONTROL_MODE_ENABLE | |
||
435 | AVIVO_DVGA_CONTROL_TIMING_SELECT))); |
||
436 | WREG32(AVIVO_VGA_RENDER_CONTROL, |
||
437 | (vga_render_control & ~AVIVO_VGA_VSTATUS_CNTL_MASK)); |
||
438 | |||
439 | r = radeon_read_bios(rdev); |
||
440 | |||
441 | /* restore regs */ |
||
442 | WREG32(RADEON_SEPROM_CNTL1, seprom_cntl1); |
||
443 | WREG32(RADEON_VIPH_CONTROL, viph_control); |
||
2005 | serge | 444 | WREG32(RV370_BUS_CNTL, bus_cntl); |
1117 | serge | 445 | WREG32(AVIVO_D1VGA_CONTROL, d1vga_control); |
446 | WREG32(AVIVO_D2VGA_CONTROL, d2vga_control); |
||
447 | WREG32(AVIVO_VGA_RENDER_CONTROL, vga_render_control); |
||
448 | WREG32(RADEON_GPIOPAD_A, gpiopad_a); |
||
449 | WREG32(RADEON_GPIOPAD_EN, gpiopad_en); |
||
450 | WREG32(RADEON_GPIOPAD_MASK, gpiopad_mask); |
||
451 | return r; |
||
452 | } |
||
453 | |||
454 | static bool legacy_read_disabled_bios(struct radeon_device *rdev) |
||
455 | { |
||
456 | uint32_t seprom_cntl1; |
||
457 | uint32_t viph_control; |
||
458 | uint32_t bus_cntl; |
||
459 | uint32_t crtc_gen_cntl; |
||
460 | uint32_t crtc2_gen_cntl; |
||
461 | uint32_t crtc_ext_cntl; |
||
462 | uint32_t fp2_gen_cntl; |
||
463 | bool r; |
||
464 | |||
465 | seprom_cntl1 = RREG32(RADEON_SEPROM_CNTL1); |
||
466 | viph_control = RREG32(RADEON_VIPH_CONTROL); |
||
2005 | serge | 467 | if (rdev->flags & RADEON_IS_PCIE) |
468 | bus_cntl = RREG32(RV370_BUS_CNTL); |
||
469 | else |
||
6104 | serge | 470 | bus_cntl = RREG32(RADEON_BUS_CNTL); |
1117 | serge | 471 | crtc_gen_cntl = RREG32(RADEON_CRTC_GEN_CNTL); |
472 | crtc2_gen_cntl = 0; |
||
473 | crtc_ext_cntl = RREG32(RADEON_CRTC_EXT_CNTL); |
||
474 | fp2_gen_cntl = 0; |
||
475 | |||
5078 | serge | 476 | if (rdev->ddev->pdev->device == PCI_DEVICE_ID_ATI_RADEON_QY) { |
1117 | serge | 477 | fp2_gen_cntl = RREG32(RADEON_FP2_GEN_CNTL); |
478 | } |
||
479 | |||
480 | if (!(rdev->flags & RADEON_SINGLE_CRTC)) { |
||
481 | crtc2_gen_cntl = RREG32(RADEON_CRTC2_GEN_CNTL); |
||
482 | } |
||
483 | |||
484 | WREG32(RADEON_SEPROM_CNTL1, |
||
485 | ((seprom_cntl1 & ~RADEON_SCK_PRESCALE_MASK) | |
||
486 | (0xc << RADEON_SCK_PRESCALE_SHIFT))); |
||
487 | |||
488 | /* disable VIP */ |
||
489 | WREG32(RADEON_VIPH_CONTROL, (viph_control & ~RADEON_VIPH_EN)); |
||
490 | |||
491 | /* enable the rom */ |
||
2005 | serge | 492 | if (rdev->flags & RADEON_IS_PCIE) |
493 | WREG32(RV370_BUS_CNTL, (bus_cntl & ~RV370_BUS_BIOS_DIS_ROM)); |
||
494 | else |
||
6104 | serge | 495 | WREG32(RADEON_BUS_CNTL, (bus_cntl & ~RADEON_BUS_BIOS_DIS_ROM)); |
1117 | serge | 496 | |
497 | /* Turn off mem requests and CRTC for both controllers */ |
||
498 | WREG32(RADEON_CRTC_GEN_CNTL, |
||
499 | ((crtc_gen_cntl & ~RADEON_CRTC_EN) | |
||
500 | (RADEON_CRTC_DISP_REQ_EN_B | |
||
501 | RADEON_CRTC_EXT_DISP_EN))); |
||
502 | if (!(rdev->flags & RADEON_SINGLE_CRTC)) { |
||
503 | WREG32(RADEON_CRTC2_GEN_CNTL, |
||
504 | ((crtc2_gen_cntl & ~RADEON_CRTC2_EN) | |
||
505 | RADEON_CRTC2_DISP_REQ_EN_B)); |
||
506 | } |
||
507 | /* Turn off CRTC */ |
||
508 | WREG32(RADEON_CRTC_EXT_CNTL, |
||
509 | ((crtc_ext_cntl & ~RADEON_CRTC_CRT_ON) | |
||
510 | (RADEON_CRTC_SYNC_TRISTAT | |
||
511 | RADEON_CRTC_DISPLAY_DIS))); |
||
512 | |||
5078 | serge | 513 | if (rdev->ddev->pdev->device == PCI_DEVICE_ID_ATI_RADEON_QY) { |
1117 | serge | 514 | WREG32(RADEON_FP2_GEN_CNTL, (fp2_gen_cntl & ~RADEON_FP2_ON)); |
515 | } |
||
516 | |||
517 | r = radeon_read_bios(rdev); |
||
518 | |||
519 | /* restore regs */ |
||
520 | WREG32(RADEON_SEPROM_CNTL1, seprom_cntl1); |
||
521 | WREG32(RADEON_VIPH_CONTROL, viph_control); |
||
2005 | serge | 522 | if (rdev->flags & RADEON_IS_PCIE) |
523 | WREG32(RV370_BUS_CNTL, bus_cntl); |
||
524 | else |
||
6104 | serge | 525 | WREG32(RADEON_BUS_CNTL, bus_cntl); |
1117 | serge | 526 | WREG32(RADEON_CRTC_GEN_CNTL, crtc_gen_cntl); |
527 | if (!(rdev->flags & RADEON_SINGLE_CRTC)) { |
||
528 | WREG32(RADEON_CRTC2_GEN_CNTL, crtc2_gen_cntl); |
||
529 | } |
||
530 | WREG32(RADEON_CRTC_EXT_CNTL, crtc_ext_cntl); |
||
5078 | serge | 531 | if (rdev->ddev->pdev->device == PCI_DEVICE_ID_ATI_RADEON_QY) { |
1117 | serge | 532 | WREG32(RADEON_FP2_GEN_CNTL, fp2_gen_cntl); |
533 | } |
||
534 | return r; |
||
535 | } |
||
536 | |||
537 | static bool radeon_read_disabled_bios(struct radeon_device *rdev) |
||
538 | { |
||
1233 | serge | 539 | if (rdev->flags & RADEON_IS_IGP) |
540 | return igp_read_bios_from_vram(rdev); |
||
1963 | serge | 541 | else if (rdev->family >= CHIP_BARTS) |
542 | return ni_read_disabled_bios(rdev); |
||
1233 | serge | 543 | else if (rdev->family >= CHIP_RV770) |
1117 | serge | 544 | return r700_read_disabled_bios(rdev); |
545 | else if (rdev->family >= CHIP_R600) |
||
546 | return r600_read_disabled_bios(rdev); |
||
547 | else if (rdev->family >= CHIP_RS600) |
||
548 | return avivo_read_disabled_bios(rdev); |
||
549 | else |
||
550 | return legacy_read_disabled_bios(rdev); |
||
551 | } |
||
552 | |||
2997 | Serge | 553 | #ifdef CONFIG_ACPI |
554 | static bool radeon_acpi_vfct_bios(struct radeon_device *rdev) |
||
555 | { |
||
556 | bool ret = false; |
||
557 | struct acpi_table_header *hdr; |
||
558 | acpi_size tbl_size; |
||
559 | UEFI_ACPI_VFCT *vfct; |
||
560 | GOP_VBIOS_CONTENT *vbios; |
||
561 | VFCT_IMAGE_HEADER *vhdr; |
||
1430 | serge | 562 | |
2997 | Serge | 563 | if (!ACPI_SUCCESS(acpi_get_table_with_size("VFCT", 1, &hdr, &tbl_size))) |
564 | return false; |
||
565 | if (tbl_size < sizeof(UEFI_ACPI_VFCT)) { |
||
566 | DRM_ERROR("ACPI VFCT table present but broken (too short #1)\n"); |
||
567 | goto out_unmap; |
||
568 | } |
||
569 | |||
570 | vfct = (UEFI_ACPI_VFCT *)hdr; |
||
571 | if (vfct->VBIOSImageOffset + sizeof(VFCT_IMAGE_HEADER) > tbl_size) { |
||
572 | DRM_ERROR("ACPI VFCT table present but broken (too short #2)\n"); |
||
573 | goto out_unmap; |
||
574 | } |
||
575 | |||
576 | vbios = (GOP_VBIOS_CONTENT *)((char *)hdr + vfct->VBIOSImageOffset); |
||
577 | vhdr = &vbios->VbiosHeader; |
||
578 | DRM_INFO("ACPI VFCT contains a BIOS for %02x:%02x.%d %04x:%04x, size %d\n", |
||
579 | vhdr->PCIBus, vhdr->PCIDevice, vhdr->PCIFunction, |
||
580 | vhdr->VendorID, vhdr->DeviceID, vhdr->ImageLength); |
||
581 | |||
582 | if (vhdr->PCIBus != rdev->pdev->bus->number || |
||
583 | vhdr->PCIDevice != PCI_SLOT(rdev->pdev->devfn) || |
||
584 | vhdr->PCIFunction != PCI_FUNC(rdev->pdev->devfn) || |
||
585 | vhdr->VendorID != rdev->pdev->vendor || |
||
586 | vhdr->DeviceID != rdev->pdev->device) { |
||
587 | DRM_INFO("ACPI VFCT table is not for this card\n"); |
||
588 | goto out_unmap; |
||
5078 | serge | 589 | } |
2997 | Serge | 590 | |
591 | if (vfct->VBIOSImageOffset + sizeof(VFCT_IMAGE_HEADER) + vhdr->ImageLength > tbl_size) { |
||
592 | DRM_ERROR("ACPI VFCT image truncated\n"); |
||
593 | goto out_unmap; |
||
594 | } |
||
595 | |||
596 | rdev->bios = kmemdup(&vbios->VbiosContent, vhdr->ImageLength, GFP_KERNEL); |
||
597 | ret = !!rdev->bios; |
||
598 | |||
599 | out_unmap: |
||
600 | return ret; |
||
601 | } |
||
602 | #else |
||
603 | static inline bool radeon_acpi_vfct_bios(struct radeon_device *rdev) |
||
604 | { |
||
605 | return false; |
||
606 | } |
||
607 | #endif |
||
608 | |||
1117 | serge | 609 | bool radeon_get_bios(struct radeon_device *rdev) |
610 | { |
||
611 | bool r; |
||
612 | uint16_t tmp; |
||
613 | |||
1430 | serge | 614 | r = radeon_atrm_get_bios(rdev); |
615 | if (r == false) |
||
2997 | Serge | 616 | r = radeon_acpi_vfct_bios(rdev); |
617 | if (r == false) |
||
1233 | serge | 618 | r = igp_read_bios_from_vram(rdev); |
2997 | Serge | 619 | if (r == false) |
620 | r = radeon_read_bios(rdev); |
||
1129 | serge | 621 | if (r == false) { |
622 | r = radeon_read_disabled_bios(rdev); |
||
623 | } |
||
1117 | serge | 624 | if (r == false || rdev->bios == NULL) { |
625 | DRM_ERROR("Unable to locate a BIOS ROM\n"); |
||
626 | rdev->bios = NULL; |
||
627 | return false; |
||
628 | } |
||
629 | if (rdev->bios[0] != 0x55 || rdev->bios[1] != 0xaa) { |
||
1430 | serge | 630 | printk("BIOS signature incorrect %x %x\n", rdev->bios[0], rdev->bios[1]); |
1117 | serge | 631 | goto free_bios; |
632 | } |
||
633 | |||
1430 | serge | 634 | tmp = RBIOS16(0x18); |
635 | if (RBIOS8(tmp + 0x14) != 0x0) { |
||
636 | DRM_INFO("Not an x86 BIOS ROM, not using.\n"); |
||
637 | goto free_bios; |
||
638 | } |
||
639 | |||
1117 | serge | 640 | rdev->bios_header_start = RBIOS16(0x48); |
641 | if (!rdev->bios_header_start) { |
||
642 | goto free_bios; |
||
643 | } |
||
644 | tmp = rdev->bios_header_start + 4; |
||
645 | if (!memcmp(rdev->bios + tmp, "ATOM", 4) || |
||
646 | !memcmp(rdev->bios + tmp, "MOTA", 4)) { |
||
647 | rdev->is_atom_bios = true; |
||
648 | } else { |
||
649 | rdev->is_atom_bios = false; |
||
650 | } |
||
651 | |||
1179 | serge | 652 | DRM_DEBUG("%sBIOS detected\n", rdev->is_atom_bios ? "ATOM" : "COM"); |
1117 | serge | 653 | return true; |
654 | free_bios: |
||
655 | kfree(rdev->bios); |
||
656 | rdev->bios = NULL; |
||
657 | return false; |
||
658 | }>><>><>><>>>><> |