Rev 5078 | Details | Compare with Previous | Last modification | View Log | RSS feed
Rev | Author | Line No. | Line |
---|---|---|---|
5078 | serge | 1 | /* |
2 | * Copyright 2011 Advanced Micro Devices, Inc. |
||
3 | * |
||
4 | * Permission is hereby granted, free of charge, to any person obtaining a |
||
5 | * copy of this software and associated documentation files (the "Software"), |
||
6 | * to deal in the Software without restriction, including without limitation |
||
7 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, |
||
8 | * and/or sell copies of the Software, and to permit persons to whom the |
||
9 | * Software is furnished to do so, subject to the following conditions: |
||
10 | * |
||
11 | * The above copyright notice and this permission notice shall be included in |
||
12 | * all copies or substantial portions of the Software. |
||
13 | * |
||
14 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR |
||
15 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, |
||
16 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL |
||
17 | * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR |
||
18 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, |
||
19 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR |
||
20 | * OTHER DEALINGS IN THE SOFTWARE. |
||
21 | * |
||
22 | */ |
||
23 | #ifndef __R600_DPM_H__ |
||
24 | #define __R600_DPM_H__ |
||
25 | |||
26 | #define R600_ASI_DFLT 10000 |
||
27 | #define R600_BSP_DFLT 0x41EB |
||
28 | #define R600_BSU_DFLT 0x2 |
||
29 | #define R600_AH_DFLT 5 |
||
30 | #define R600_RLP_DFLT 25 |
||
31 | #define R600_RMP_DFLT 65 |
||
32 | #define R600_LHP_DFLT 40 |
||
33 | #define R600_LMP_DFLT 15 |
||
34 | #define R600_TD_DFLT 0 |
||
35 | #define R600_UTC_DFLT_00 0x24 |
||
36 | #define R600_UTC_DFLT_01 0x22 |
||
37 | #define R600_UTC_DFLT_02 0x22 |
||
38 | #define R600_UTC_DFLT_03 0x22 |
||
39 | #define R600_UTC_DFLT_04 0x22 |
||
40 | #define R600_UTC_DFLT_05 0x22 |
||
41 | #define R600_UTC_DFLT_06 0x22 |
||
42 | #define R600_UTC_DFLT_07 0x22 |
||
43 | #define R600_UTC_DFLT_08 0x22 |
||
44 | #define R600_UTC_DFLT_09 0x22 |
||
45 | #define R600_UTC_DFLT_10 0x22 |
||
46 | #define R600_UTC_DFLT_11 0x22 |
||
47 | #define R600_UTC_DFLT_12 0x22 |
||
48 | #define R600_UTC_DFLT_13 0x22 |
||
49 | #define R600_UTC_DFLT_14 0x22 |
||
50 | #define R600_DTC_DFLT_00 0x24 |
||
51 | #define R600_DTC_DFLT_01 0x22 |
||
52 | #define R600_DTC_DFLT_02 0x22 |
||
53 | #define R600_DTC_DFLT_03 0x22 |
||
54 | #define R600_DTC_DFLT_04 0x22 |
||
55 | #define R600_DTC_DFLT_05 0x22 |
||
56 | #define R600_DTC_DFLT_06 0x22 |
||
57 | #define R600_DTC_DFLT_07 0x22 |
||
58 | #define R600_DTC_DFLT_08 0x22 |
||
59 | #define R600_DTC_DFLT_09 0x22 |
||
60 | #define R600_DTC_DFLT_10 0x22 |
||
61 | #define R600_DTC_DFLT_11 0x22 |
||
62 | #define R600_DTC_DFLT_12 0x22 |
||
63 | #define R600_DTC_DFLT_13 0x22 |
||
64 | #define R600_DTC_DFLT_14 0x22 |
||
65 | #define R600_VRC_DFLT 0x0000C003 |
||
66 | #define R600_VOLTAGERESPONSETIME_DFLT 1000 |
||
67 | #define R600_BACKBIASRESPONSETIME_DFLT 1000 |
||
68 | #define R600_VRU_DFLT 0x3 |
||
69 | #define R600_SPLLSTEPTIME_DFLT 0x1000 |
||
70 | #define R600_SPLLSTEPUNIT_DFLT 0x3 |
||
71 | #define R600_TPU_DFLT 0 |
||
72 | #define R600_TPC_DFLT 0x200 |
||
73 | #define R600_SSTU_DFLT 0 |
||
74 | #define R600_SST_DFLT 0x00C8 |
||
75 | #define R600_GICST_DFLT 0x200 |
||
76 | #define R600_FCT_DFLT 0x0400 |
||
77 | #define R600_FCTU_DFLT 0 |
||
78 | #define R600_CTXCGTT3DRPHC_DFLT 0x20 |
||
79 | #define R600_CTXCGTT3DRSDC_DFLT 0x40 |
||
80 | #define R600_VDDC3DOORPHC_DFLT 0x100 |
||
81 | #define R600_VDDC3DOORSDC_DFLT 0x7 |
||
82 | #define R600_VDDC3DOORSU_DFLT 0 |
||
83 | #define R600_MPLLLOCKTIME_DFLT 100 |
||
84 | #define R600_MPLLRESETTIME_DFLT 150 |
||
85 | #define R600_VCOSTEPPCT_DFLT 20 |
||
86 | #define R600_ENDINGVCOSTEPPCT_DFLT 5 |
||
87 | #define R600_REFERENCEDIVIDER_DFLT 4 |
||
88 | |||
89 | #define R600_PM_NUMBER_OF_TC 15 |
||
90 | #define R600_PM_NUMBER_OF_SCLKS 20 |
||
91 | #define R600_PM_NUMBER_OF_MCLKS 4 |
||
92 | #define R600_PM_NUMBER_OF_VOLTAGE_LEVELS 4 |
||
93 | #define R600_PM_NUMBER_OF_ACTIVITY_LEVELS 3 |
||
94 | |||
95 | /* XXX are these ok? */ |
||
96 | #define R600_TEMP_RANGE_MIN (90 * 1000) |
||
97 | #define R600_TEMP_RANGE_MAX (120 * 1000) |
||
98 | |||
5271 | serge | 99 | #define FDO_PWM_MODE_STATIC 1 |
100 | #define FDO_PWM_MODE_STATIC_RPM 5 |
||
101 | |||
5078 | serge | 102 | enum r600_power_level { |
103 | R600_POWER_LEVEL_LOW = 0, |
||
104 | R600_POWER_LEVEL_MEDIUM = 1, |
||
105 | R600_POWER_LEVEL_HIGH = 2, |
||
106 | R600_POWER_LEVEL_CTXSW = 3, |
||
107 | }; |
||
108 | |||
109 | enum r600_td { |
||
110 | R600_TD_AUTO, |
||
111 | R600_TD_UP, |
||
112 | R600_TD_DOWN, |
||
113 | }; |
||
114 | |||
115 | enum r600_display_watermark { |
||
116 | R600_DISPLAY_WATERMARK_LOW = 0, |
||
117 | R600_DISPLAY_WATERMARK_HIGH = 1, |
||
118 | }; |
||
119 | |||
120 | enum r600_display_gap |
||
121 | { |
||
122 | R600_PM_DISPLAY_GAP_VBLANK_OR_WM = 0, |
||
123 | R600_PM_DISPLAY_GAP_VBLANK = 1, |
||
124 | R600_PM_DISPLAY_GAP_WATERMARK = 2, |
||
125 | R600_PM_DISPLAY_GAP_IGNORE = 3, |
||
126 | }; |
||
127 | |||
128 | extern const u32 r600_utc[R600_PM_NUMBER_OF_TC]; |
||
129 | extern const u32 r600_dtc[R600_PM_NUMBER_OF_TC]; |
||
130 | |||
131 | void r600_dpm_print_class_info(u32 class, u32 class2); |
||
132 | void r600_dpm_print_cap_info(u32 caps); |
||
133 | void r600_dpm_print_ps_status(struct radeon_device *rdev, |
||
134 | struct radeon_ps *rps); |
||
135 | u32 r600_dpm_get_vblank_time(struct radeon_device *rdev); |
||
136 | u32 r600_dpm_get_vrefresh(struct radeon_device *rdev); |
||
137 | bool r600_is_uvd_state(u32 class, u32 class2); |
||
138 | void r600_calculate_u_and_p(u32 i, u32 r_c, u32 p_b, |
||
139 | u32 *p, u32 *u); |
||
140 | int r600_calculate_at(u32 t, u32 h, u32 fh, u32 fl, u32 *tl, u32 *th); |
||
141 | void r600_gfx_clockgating_enable(struct radeon_device *rdev, bool enable); |
||
142 | void r600_dynamicpm_enable(struct radeon_device *rdev, bool enable); |
||
143 | void r600_enable_thermal_protection(struct radeon_device *rdev, bool enable); |
||
144 | void r600_enable_acpi_pm(struct radeon_device *rdev); |
||
145 | void r600_enable_dynamic_pcie_gen2(struct radeon_device *rdev, bool enable); |
||
146 | bool r600_dynamicpm_enabled(struct radeon_device *rdev); |
||
147 | void r600_enable_sclk_control(struct radeon_device *rdev, bool enable); |
||
148 | void r600_enable_mclk_control(struct radeon_device *rdev, bool enable); |
||
149 | void r600_enable_spll_bypass(struct radeon_device *rdev, bool enable); |
||
150 | void r600_wait_for_spll_change(struct radeon_device *rdev); |
||
151 | void r600_set_bsp(struct radeon_device *rdev, u32 u, u32 p); |
||
152 | void r600_set_at(struct radeon_device *rdev, |
||
153 | u32 l_to_m, u32 m_to_h, |
||
154 | u32 h_to_m, u32 m_to_l); |
||
155 | void r600_set_tc(struct radeon_device *rdev, u32 index, u32 u_t, u32 d_t); |
||
156 | void r600_select_td(struct radeon_device *rdev, enum r600_td td); |
||
157 | void r600_set_vrc(struct radeon_device *rdev, u32 vrv); |
||
158 | void r600_set_tpu(struct radeon_device *rdev, u32 u); |
||
159 | void r600_set_tpc(struct radeon_device *rdev, u32 c); |
||
160 | void r600_set_sstu(struct radeon_device *rdev, u32 u); |
||
161 | void r600_set_sst(struct radeon_device *rdev, u32 t); |
||
162 | void r600_set_git(struct radeon_device *rdev, u32 t); |
||
163 | void r600_set_fctu(struct radeon_device *rdev, u32 u); |
||
164 | void r600_set_fct(struct radeon_device *rdev, u32 t); |
||
165 | void r600_set_ctxcgtt3d_rphc(struct radeon_device *rdev, u32 p); |
||
166 | void r600_set_ctxcgtt3d_rsdc(struct radeon_device *rdev, u32 s); |
||
167 | void r600_set_vddc3d_oorsu(struct radeon_device *rdev, u32 u); |
||
168 | void r600_set_vddc3d_oorphc(struct radeon_device *rdev, u32 p); |
||
169 | void r600_set_vddc3d_oorsdc(struct radeon_device *rdev, u32 s); |
||
170 | void r600_set_mpll_lock_time(struct radeon_device *rdev, u32 lock_time); |
||
171 | void r600_set_mpll_reset_time(struct radeon_device *rdev, u32 reset_time); |
||
172 | void r600_engine_clock_entry_enable(struct radeon_device *rdev, |
||
173 | u32 index, bool enable); |
||
174 | void r600_engine_clock_entry_enable_pulse_skipping(struct radeon_device *rdev, |
||
175 | u32 index, bool enable); |
||
176 | void r600_engine_clock_entry_enable_post_divider(struct radeon_device *rdev, |
||
177 | u32 index, bool enable); |
||
178 | void r600_engine_clock_entry_set_post_divider(struct radeon_device *rdev, |
||
179 | u32 index, u32 divider); |
||
180 | void r600_engine_clock_entry_set_reference_divider(struct radeon_device *rdev, |
||
181 | u32 index, u32 divider); |
||
182 | void r600_engine_clock_entry_set_feedback_divider(struct radeon_device *rdev, |
||
183 | u32 index, u32 divider); |
||
184 | void r600_engine_clock_entry_set_step_time(struct radeon_device *rdev, |
||
185 | u32 index, u32 step_time); |
||
186 | void r600_vid_rt_set_ssu(struct radeon_device *rdev, u32 u); |
||
187 | void r600_vid_rt_set_vru(struct radeon_device *rdev, u32 u); |
||
188 | void r600_vid_rt_set_vrt(struct radeon_device *rdev, u32 rt); |
||
189 | void r600_voltage_control_enable_pins(struct radeon_device *rdev, |
||
190 | u64 mask); |
||
191 | void r600_voltage_control_program_voltages(struct radeon_device *rdev, |
||
192 | enum r600_power_level index, u64 pins); |
||
193 | void r600_voltage_control_deactivate_static_control(struct radeon_device *rdev, |
||
194 | u64 mask); |
||
195 | void r600_power_level_enable(struct radeon_device *rdev, |
||
196 | enum r600_power_level index, bool enable); |
||
197 | void r600_power_level_set_voltage_index(struct radeon_device *rdev, |
||
198 | enum r600_power_level index, u32 voltage_index); |
||
199 | void r600_power_level_set_mem_clock_index(struct radeon_device *rdev, |
||
200 | enum r600_power_level index, u32 mem_clock_index); |
||
201 | void r600_power_level_set_eng_clock_index(struct radeon_device *rdev, |
||
202 | enum r600_power_level index, u32 eng_clock_index); |
||
203 | void r600_power_level_set_watermark_id(struct radeon_device *rdev, |
||
204 | enum r600_power_level index, |
||
205 | enum r600_display_watermark watermark_id); |
||
206 | void r600_power_level_set_pcie_gen2(struct radeon_device *rdev, |
||
207 | enum r600_power_level index, bool compatible); |
||
208 | enum r600_power_level r600_power_level_get_current_index(struct radeon_device *rdev); |
||
209 | enum r600_power_level r600_power_level_get_target_index(struct radeon_device *rdev); |
||
210 | void r600_power_level_set_enter_index(struct radeon_device *rdev, |
||
211 | enum r600_power_level index); |
||
212 | void r600_wait_for_power_level_unequal(struct radeon_device *rdev, |
||
213 | enum r600_power_level index); |
||
214 | void r600_wait_for_power_level(struct radeon_device *rdev, |
||
215 | enum r600_power_level index); |
||
216 | void r600_start_dpm(struct radeon_device *rdev); |
||
217 | void r600_stop_dpm(struct radeon_device *rdev); |
||
218 | |||
219 | bool r600_is_internal_thermal_sensor(enum radeon_int_thermal_type sensor); |
||
220 | |||
221 | int r600_get_platform_caps(struct radeon_device *rdev); |
||
222 | |||
223 | int r600_parse_extended_power_table(struct radeon_device *rdev); |
||
224 | void r600_free_extended_power_table(struct radeon_device *rdev); |
||
225 | |||
226 | enum radeon_pcie_gen r600_get_pcie_gen_support(struct radeon_device *rdev, |
||
227 | u32 sys_mask, |
||
228 | enum radeon_pcie_gen asic_gen, |
||
229 | enum radeon_pcie_gen default_gen); |
||
230 | |||
231 | u16 r600_get_pcie_lane_support(struct radeon_device *rdev, |
||
232 | u16 asic_lanes, |
||
233 | u16 default_lanes); |
||
234 | u8 r600_encode_pci_lane_width(u32 lanes); |
||
235 | |||
236 | #endif |