Subversion Repositories Kolibri OS

Rev

Go to most recent revision | Details | Last modification | View Log | RSS feed

Rev Author Line No. Line
5078 serge 1 
/*
2 
 * Copyright 2011 Advanced Micro Devices, Inc.
3 
 *
4 
 * Permission is hereby granted, free of charge, to any person obtaining a
5 
 * copy of this software and associated documentation files (the "Software"),
6 
 * to deal in the Software without restriction, including without limitation
7 
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 
 * and/or sell copies of the Software, and to permit persons to whom the
9 
 * Software is furnished to do so, subject to the following conditions:
10 
 *
11 
 * The above copyright notice and this permission notice shall be included in
12 
 * all copies or substantial portions of the Software.
13 
 *
14 
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
17 
 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 
 * OTHER DEALINGS IN THE SOFTWARE.
21 
 *
22 
 */
23 
#ifndef __R600_DPM_H__
24 
#define __R600_DPM_H__
25 
 
26 
#define R600_ASI_DFLT                                10000
27 
#define R600_BSP_DFLT                                0x41EB
28 
#define R600_BSU_DFLT                                0x2
29 
#define R600_AH_DFLT                                 5
30 
#define R600_RLP_DFLT                                25
31 
#define R600_RMP_DFLT                                65
32 
#define R600_LHP_DFLT                                40
33 
#define R600_LMP_DFLT                                15
34 
#define R600_TD_DFLT                                 0
35 
#define R600_UTC_DFLT_00                             0x24
36 
#define R600_UTC_DFLT_01                             0x22
37 
#define R600_UTC_DFLT_02                             0x22
38 
#define R600_UTC_DFLT_03                             0x22
39 
#define R600_UTC_DFLT_04                             0x22
40 
#define R600_UTC_DFLT_05                             0x22
41 
#define R600_UTC_DFLT_06                             0x22
42 
#define R600_UTC_DFLT_07                             0x22
43 
#define R600_UTC_DFLT_08                             0x22
44 
#define R600_UTC_DFLT_09                             0x22
45 
#define R600_UTC_DFLT_10                             0x22
46 
#define R600_UTC_DFLT_11                             0x22
47 
#define R600_UTC_DFLT_12                             0x22
48 
#define R600_UTC_DFLT_13                             0x22
49 
#define R600_UTC_DFLT_14                             0x22
50 
#define R600_DTC_DFLT_00                             0x24
51 
#define R600_DTC_DFLT_01                             0x22
52 
#define R600_DTC_DFLT_02                             0x22
53 
#define R600_DTC_DFLT_03                             0x22
54 
#define R600_DTC_DFLT_04                             0x22
55 
#define R600_DTC_DFLT_05                             0x22
56 
#define R600_DTC_DFLT_06                             0x22
57 
#define R600_DTC_DFLT_07                             0x22
58 
#define R600_DTC_DFLT_08                             0x22
59 
#define R600_DTC_DFLT_09                             0x22
60 
#define R600_DTC_DFLT_10                             0x22
61 
#define R600_DTC_DFLT_11                             0x22
62 
#define R600_DTC_DFLT_12                             0x22
63 
#define R600_DTC_DFLT_13                             0x22
64 
#define R600_DTC_DFLT_14                             0x22
65 
#define R600_VRC_DFLT                                0x0000C003
66 
#define R600_VOLTAGERESPONSETIME_DFLT                1000
67 
#define R600_BACKBIASRESPONSETIME_DFLT               1000
68 
#define R600_VRU_DFLT                                0x3
69 
#define R600_SPLLSTEPTIME_DFLT                       0x1000
70 
#define R600_SPLLSTEPUNIT_DFLT                       0x3
71 
#define R600_TPU_DFLT                                0
72 
#define R600_TPC_DFLT                                0x200
73 
#define R600_SSTU_DFLT                               0
74 
#define R600_SST_DFLT                                0x00C8
75 
#define R600_GICST_DFLT                              0x200
76 
#define R600_FCT_DFLT                                0x0400
77 
#define R600_FCTU_DFLT                               0
78 
#define R600_CTXCGTT3DRPHC_DFLT                      0x20
79 
#define R600_CTXCGTT3DRSDC_DFLT                      0x40
80 
#define R600_VDDC3DOORPHC_DFLT                       0x100
81 
#define R600_VDDC3DOORSDC_DFLT                       0x7
82 
#define R600_VDDC3DOORSU_DFLT                        0
83 
#define R600_MPLLLOCKTIME_DFLT                       100
84 
#define R600_MPLLRESETTIME_DFLT                      150
85 
#define R600_VCOSTEPPCT_DFLT                          20
86 
#define R600_ENDINGVCOSTEPPCT_DFLT                    5
87 
#define R600_REFERENCEDIVIDER_DFLT                    4
88 
 
89 
#define R600_PM_NUMBER_OF_TC 15
90 
#define R600_PM_NUMBER_OF_SCLKS 20
91 
#define R600_PM_NUMBER_OF_MCLKS 4
92 
#define R600_PM_NUMBER_OF_VOLTAGE_LEVELS 4
93 
#define R600_PM_NUMBER_OF_ACTIVITY_LEVELS 3
94 
 
95 
/* XXX are these ok? */
96 
#define R600_TEMP_RANGE_MIN (90 * 1000)
97 
#define R600_TEMP_RANGE_MAX (120 * 1000)
98 
 
99 
enum r600_power_level {
100 
	R600_POWER_LEVEL_LOW = 0,
101 
	R600_POWER_LEVEL_MEDIUM = 1,
102 
	R600_POWER_LEVEL_HIGH = 2,
103 
	R600_POWER_LEVEL_CTXSW = 3,
104 
};
105 
 
106 
enum r600_td {
107 
	R600_TD_AUTO,
108 
	R600_TD_UP,
109 
	R600_TD_DOWN,
110 
};
111 
 
112 
enum r600_display_watermark {
113 
	R600_DISPLAY_WATERMARK_LOW = 0,
114 
	R600_DISPLAY_WATERMARK_HIGH = 1,
115 
};
116 
 
117 
enum r600_display_gap
118 
{
119 
    R600_PM_DISPLAY_GAP_VBLANK_OR_WM = 0,
120 
    R600_PM_DISPLAY_GAP_VBLANK       = 1,
121 
    R600_PM_DISPLAY_GAP_WATERMARK    = 2,
122 
    R600_PM_DISPLAY_GAP_IGNORE       = 3,
123 
};
124 
 
125 
extern const u32 r600_utc[R600_PM_NUMBER_OF_TC];
126 
extern const u32 r600_dtc[R600_PM_NUMBER_OF_TC];
127 
 
128 
void r600_dpm_print_class_info(u32 class, u32 class2);
129 
void r600_dpm_print_cap_info(u32 caps);
130 
void r600_dpm_print_ps_status(struct radeon_device *rdev,
131 
			      struct radeon_ps *rps);
132 
u32 r600_dpm_get_vblank_time(struct radeon_device *rdev);
133 
u32 r600_dpm_get_vrefresh(struct radeon_device *rdev);
134 
bool r600_is_uvd_state(u32 class, u32 class2);
135 
void r600_calculate_u_and_p(u32 i, u32 r_c, u32 p_b,
136 
			    u32 *p, u32 *u);
137 
int r600_calculate_at(u32 t, u32 h, u32 fh, u32 fl, u32 *tl, u32 *th);
138 
void r600_gfx_clockgating_enable(struct radeon_device *rdev, bool enable);
139 
void r600_dynamicpm_enable(struct radeon_device *rdev, bool enable);
140 
void r600_enable_thermal_protection(struct radeon_device *rdev, bool enable);
141 
void r600_enable_acpi_pm(struct radeon_device *rdev);
142 
void r600_enable_dynamic_pcie_gen2(struct radeon_device *rdev, bool enable);
143 
bool r600_dynamicpm_enabled(struct radeon_device *rdev);
144 
void r600_enable_sclk_control(struct radeon_device *rdev, bool enable);
145 
void r600_enable_mclk_control(struct radeon_device *rdev, bool enable);
146 
void r600_enable_spll_bypass(struct radeon_device *rdev, bool enable);
147 
void r600_wait_for_spll_change(struct radeon_device *rdev);
148 
void r600_set_bsp(struct radeon_device *rdev, u32 u, u32 p);
149 
void r600_set_at(struct radeon_device *rdev,
150 
		 u32 l_to_m, u32 m_to_h,
151 
		 u32 h_to_m, u32 m_to_l);
152 
void r600_set_tc(struct radeon_device *rdev, u32 index, u32 u_t, u32 d_t);
153 
void r600_select_td(struct radeon_device *rdev, enum r600_td td);
154 
void r600_set_vrc(struct radeon_device *rdev, u32 vrv);
155 
void r600_set_tpu(struct radeon_device *rdev, u32 u);
156 
void r600_set_tpc(struct radeon_device *rdev, u32 c);
157 
void r600_set_sstu(struct radeon_device *rdev, u32 u);
158 
void r600_set_sst(struct radeon_device *rdev, u32 t);
159 
void r600_set_git(struct radeon_device *rdev, u32 t);
160 
void r600_set_fctu(struct radeon_device *rdev, u32 u);
161 
void r600_set_fct(struct radeon_device *rdev, u32 t);
162 
void r600_set_ctxcgtt3d_rphc(struct radeon_device *rdev, u32 p);
163 
void r600_set_ctxcgtt3d_rsdc(struct radeon_device *rdev, u32 s);
164 
void r600_set_vddc3d_oorsu(struct radeon_device *rdev, u32 u);
165 
void r600_set_vddc3d_oorphc(struct radeon_device *rdev, u32 p);
166 
void r600_set_vddc3d_oorsdc(struct radeon_device *rdev, u32 s);
167 
void r600_set_mpll_lock_time(struct radeon_device *rdev, u32 lock_time);
168 
void r600_set_mpll_reset_time(struct radeon_device *rdev, u32 reset_time);
169 
void r600_engine_clock_entry_enable(struct radeon_device *rdev,
170 
				    u32 index, bool enable);
171 
void r600_engine_clock_entry_enable_pulse_skipping(struct radeon_device *rdev,
172 
						   u32 index, bool enable);
173 
void r600_engine_clock_entry_enable_post_divider(struct radeon_device *rdev,
174 
						 u32 index, bool enable);
175 
void r600_engine_clock_entry_set_post_divider(struct radeon_device *rdev,
176 
					      u32 index, u32 divider);
177 
void r600_engine_clock_entry_set_reference_divider(struct radeon_device *rdev,
178 
						   u32 index, u32 divider);
179 
void r600_engine_clock_entry_set_feedback_divider(struct radeon_device *rdev,
180 
						  u32 index, u32 divider);
181 
void r600_engine_clock_entry_set_step_time(struct radeon_device *rdev,
182 
					   u32 index, u32 step_time);
183 
void r600_vid_rt_set_ssu(struct radeon_device *rdev, u32 u);
184 
void r600_vid_rt_set_vru(struct radeon_device *rdev, u32 u);
185 
void r600_vid_rt_set_vrt(struct radeon_device *rdev, u32 rt);
186 
void r600_voltage_control_enable_pins(struct radeon_device *rdev,
187 
				      u64 mask);
188 
void r600_voltage_control_program_voltages(struct radeon_device *rdev,
189 
					   enum r600_power_level index, u64 pins);
190 
void r600_voltage_control_deactivate_static_control(struct radeon_device *rdev,
191 
						    u64 mask);
192 
void r600_power_level_enable(struct radeon_device *rdev,
193 
			     enum r600_power_level index, bool enable);
194 
void r600_power_level_set_voltage_index(struct radeon_device *rdev,
195 
					enum r600_power_level index, u32 voltage_index);
196 
void r600_power_level_set_mem_clock_index(struct radeon_device *rdev,
197 
					  enum r600_power_level index, u32 mem_clock_index);
198 
void r600_power_level_set_eng_clock_index(struct radeon_device *rdev,
199 
					  enum r600_power_level index, u32 eng_clock_index);
200 
void r600_power_level_set_watermark_id(struct radeon_device *rdev,
201 
				       enum r600_power_level index,
202 
				       enum r600_display_watermark watermark_id);
203 
void r600_power_level_set_pcie_gen2(struct radeon_device *rdev,
204 
				    enum r600_power_level index, bool compatible);
205 
enum r600_power_level r600_power_level_get_current_index(struct radeon_device *rdev);
206 
enum r600_power_level r600_power_level_get_target_index(struct radeon_device *rdev);
207 
void r600_power_level_set_enter_index(struct radeon_device *rdev,
208 
				      enum r600_power_level index);
209 
void r600_wait_for_power_level_unequal(struct radeon_device *rdev,
210 
				       enum r600_power_level index);
211 
void r600_wait_for_power_level(struct radeon_device *rdev,
212 
			       enum r600_power_level index);
213 
void r600_start_dpm(struct radeon_device *rdev);
214 
void r600_stop_dpm(struct radeon_device *rdev);
215 
 
216 
bool r600_is_internal_thermal_sensor(enum radeon_int_thermal_type sensor);
217 
 
218 
int r600_get_platform_caps(struct radeon_device *rdev);
219 
 
220 
int r600_parse_extended_power_table(struct radeon_device *rdev);
221 
void r600_free_extended_power_table(struct radeon_device *rdev);
222 
 
223 
enum radeon_pcie_gen r600_get_pcie_gen_support(struct radeon_device *rdev,
224 
					       u32 sys_mask,
225 
					       enum radeon_pcie_gen asic_gen,
226 
					       enum radeon_pcie_gen default_gen);
227 
 
228 
u16 r600_get_pcie_lane_support(struct radeon_device *rdev,
229 
			       u16 asic_lanes,
230 
			       u16 default_lanes);
231 
u8 r600_encode_pci_lane_width(u32 lanes);
232 
 
233 
#endif