Rev 2342 | Rev 3037 | Go to most recent revision | Details | Compare with Previous | Last modification | View Log | RSS feed
Rev | Author | Line No. | Line |
---|---|---|---|
2330 | Serge | 1 | /* |
2 | * Copyright © 2006-2010 Intel Corporation |
||
3 | * Copyright (c) 2006 Dave Airlie |
||
4 | * |
||
5 | * Permission is hereby granted, free of charge, to any person obtaining a |
||
6 | * copy of this software and associated documentation files (the "Software"), |
||
7 | * to deal in the Software without restriction, including without limitation |
||
8 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, |
||
9 | * and/or sell copies of the Software, and to permit persons to whom the |
||
10 | * Software is furnished to do so, subject to the following conditions: |
||
11 | * |
||
12 | * The above copyright notice and this permission notice (including the next |
||
13 | * paragraph) shall be included in all copies or substantial portions of the |
||
14 | * Software. |
||
15 | * |
||
16 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR |
||
17 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, |
||
18 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL |
||
19 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER |
||
20 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING |
||
21 | * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER |
||
22 | * DEALINGS IN THE SOFTWARE. |
||
23 | * |
||
24 | * Authors: |
||
25 | * Eric Anholt |
||
26 | * Dave Airlie |
||
27 | * Jesse Barnes |
||
28 | * Chris Wilson |
||
29 | */ |
||
30 | |||
3031 | serge | 31 | #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt |
32 | |||
33 | #include |
||
2330 | Serge | 34 | #include "intel_drv.h" |
35 | |||
36 | |||
37 | #define PCI_LBPC 0xf4 /* legacy/combination backlight modes */ |
||
38 | |||
39 | void |
||
40 | intel_fixed_panel_mode(struct drm_display_mode *fixed_mode, |
||
41 | struct drm_display_mode *adjusted_mode) |
||
42 | { |
||
43 | adjusted_mode->hdisplay = fixed_mode->hdisplay; |
||
44 | adjusted_mode->hsync_start = fixed_mode->hsync_start; |
||
45 | adjusted_mode->hsync_end = fixed_mode->hsync_end; |
||
46 | adjusted_mode->htotal = fixed_mode->htotal; |
||
47 | |||
48 | adjusted_mode->vdisplay = fixed_mode->vdisplay; |
||
49 | adjusted_mode->vsync_start = fixed_mode->vsync_start; |
||
50 | adjusted_mode->vsync_end = fixed_mode->vsync_end; |
||
51 | adjusted_mode->vtotal = fixed_mode->vtotal; |
||
52 | |||
53 | adjusted_mode->clock = fixed_mode->clock; |
||
54 | } |
||
55 | |||
56 | /* adjusted_mode has been preset to be the panel's fixed mode */ |
||
57 | void |
||
58 | intel_pch_panel_fitting(struct drm_device *dev, |
||
59 | int fitting_mode, |
||
3031 | serge | 60 | const struct drm_display_mode *mode, |
2330 | Serge | 61 | struct drm_display_mode *adjusted_mode) |
62 | { |
||
63 | struct drm_i915_private *dev_priv = dev->dev_private; |
||
64 | int x, y, width, height; |
||
65 | |||
66 | x = y = width = height = 0; |
||
67 | |||
68 | /* Native modes don't need fitting */ |
||
69 | if (adjusted_mode->hdisplay == mode->hdisplay && |
||
70 | adjusted_mode->vdisplay == mode->vdisplay) |
||
71 | goto done; |
||
72 | |||
73 | switch (fitting_mode) { |
||
74 | case DRM_MODE_SCALE_CENTER: |
||
75 | width = mode->hdisplay; |
||
76 | height = mode->vdisplay; |
||
77 | x = (adjusted_mode->hdisplay - width + 1)/2; |
||
78 | y = (adjusted_mode->vdisplay - height + 1)/2; |
||
79 | break; |
||
80 | |||
81 | case DRM_MODE_SCALE_ASPECT: |
||
82 | /* Scale but preserve the aspect ratio */ |
||
83 | { |
||
84 | u32 scaled_width = adjusted_mode->hdisplay * mode->vdisplay; |
||
85 | u32 scaled_height = mode->hdisplay * adjusted_mode->vdisplay; |
||
86 | if (scaled_width > scaled_height) { /* pillar */ |
||
87 | width = scaled_height / mode->vdisplay; |
||
88 | if (width & 1) |
||
89 | width++; |
||
90 | x = (adjusted_mode->hdisplay - width + 1) / 2; |
||
91 | y = 0; |
||
92 | height = adjusted_mode->vdisplay; |
||
93 | } else if (scaled_width < scaled_height) { /* letter */ |
||
94 | height = scaled_width / mode->hdisplay; |
||
95 | if (height & 1) |
||
96 | height++; |
||
97 | y = (adjusted_mode->vdisplay - height + 1) / 2; |
||
98 | x = 0; |
||
99 | width = adjusted_mode->hdisplay; |
||
100 | } else { |
||
101 | x = y = 0; |
||
102 | width = adjusted_mode->hdisplay; |
||
103 | height = adjusted_mode->vdisplay; |
||
104 | } |
||
105 | } |
||
106 | break; |
||
107 | |||
108 | default: |
||
109 | case DRM_MODE_SCALE_FULLSCREEN: |
||
110 | x = y = 0; |
||
111 | width = adjusted_mode->hdisplay; |
||
112 | height = adjusted_mode->vdisplay; |
||
113 | break; |
||
114 | } |
||
115 | |||
116 | done: |
||
117 | dev_priv->pch_pf_pos = (x << 16) | y; |
||
118 | dev_priv->pch_pf_size = (width << 16) | height; |
||
119 | } |
||
120 | |||
121 | static int is_backlight_combination_mode(struct drm_device *dev) |
||
122 | { |
||
123 | struct drm_i915_private *dev_priv = dev->dev_private; |
||
124 | |||
125 | if (INTEL_INFO(dev)->gen >= 4) |
||
126 | return I915_READ(BLC_PWM_CTL2) & BLM_COMBINATION_MODE; |
||
127 | |||
128 | if (IS_GEN2(dev)) |
||
129 | return I915_READ(BLC_PWM_CTL) & BLM_LEGACY_MODE; |
||
130 | |||
131 | return 0; |
||
132 | } |
||
133 | |||
134 | static u32 i915_read_blc_pwm_ctl(struct drm_i915_private *dev_priv) |
||
135 | { |
||
136 | u32 val; |
||
137 | |||
138 | /* Restore the CTL value if it lost, e.g. GPU reset */ |
||
139 | |||
140 | if (HAS_PCH_SPLIT(dev_priv->dev)) { |
||
141 | val = I915_READ(BLC_PWM_PCH_CTL2); |
||
142 | if (dev_priv->saveBLC_PWM_CTL2 == 0) { |
||
143 | dev_priv->saveBLC_PWM_CTL2 = val; |
||
144 | } else if (val == 0) { |
||
145 | I915_WRITE(BLC_PWM_PCH_CTL2, |
||
3031 | serge | 146 | dev_priv->saveBLC_PWM_CTL2); |
147 | val = dev_priv->saveBLC_PWM_CTL2; |
||
2330 | Serge | 148 | } |
149 | } else { |
||
150 | val = I915_READ(BLC_PWM_CTL); |
||
151 | if (dev_priv->saveBLC_PWM_CTL == 0) { |
||
152 | dev_priv->saveBLC_PWM_CTL = val; |
||
153 | dev_priv->saveBLC_PWM_CTL2 = I915_READ(BLC_PWM_CTL2); |
||
154 | } else if (val == 0) { |
||
155 | I915_WRITE(BLC_PWM_CTL, |
||
156 | dev_priv->saveBLC_PWM_CTL); |
||
157 | I915_WRITE(BLC_PWM_CTL2, |
||
158 | dev_priv->saveBLC_PWM_CTL2); |
||
159 | val = dev_priv->saveBLC_PWM_CTL; |
||
160 | } |
||
161 | } |
||
162 | |||
163 | return val; |
||
164 | } |
||
165 | |||
3031 | serge | 166 | static u32 _intel_panel_get_max_backlight(struct drm_device *dev) |
2330 | Serge | 167 | { |
168 | struct drm_i915_private *dev_priv = dev->dev_private; |
||
169 | u32 max; |
||
170 | |||
171 | max = i915_read_blc_pwm_ctl(dev_priv); |
||
172 | |||
173 | if (HAS_PCH_SPLIT(dev)) { |
||
174 | max >>= 16; |
||
175 | } else { |
||
2342 | Serge | 176 | if (INTEL_INFO(dev)->gen < 4) |
2330 | Serge | 177 | max >>= 17; |
2342 | Serge | 178 | else |
2330 | Serge | 179 | max >>= 16; |
180 | |||
181 | if (is_backlight_combination_mode(dev)) |
||
182 | max *= 0xff; |
||
183 | } |
||
184 | |||
3031 | serge | 185 | return max; |
186 | } |
||
187 | |||
188 | u32 intel_panel_get_max_backlight(struct drm_device *dev) |
||
189 | { |
||
190 | u32 max; |
||
191 | |||
192 | max = _intel_panel_get_max_backlight(dev); |
||
193 | if (max == 0) { |
||
194 | /* XXX add code here to query mode clock or hardware clock |
||
195 | * and program max PWM appropriately. |
||
196 | */ |
||
197 | printk("fixme: max PWM is zero\n"); |
||
198 | return 1; |
||
199 | } |
||
200 | |||
2330 | Serge | 201 | DRM_DEBUG_DRIVER("max backlight PWM = %d\n", max); |
202 | return max; |
||
203 | } |
||
204 | |||
3031 | serge | 205 | static int i915_panel_invert_brightness; |
206 | MODULE_PARM_DESC(invert_brightness, "Invert backlight brightness " |
||
207 | "(-1 force normal, 0 machine defaults, 1 force inversion), please " |
||
208 | "report PCI device ID, subsystem vendor and subsystem device ID " |
||
209 | "to dri-devel@lists.freedesktop.org, if your machine needs it. " |
||
210 | "It will then be included in an upcoming module version."); |
||
211 | module_param_named(invert_brightness, i915_panel_invert_brightness, int, 0600); |
||
212 | static u32 intel_panel_compute_brightness(struct drm_device *dev, u32 val) |
||
2330 | Serge | 213 | { |
214 | struct drm_i915_private *dev_priv = dev->dev_private; |
||
3031 | serge | 215 | |
216 | if (i915_panel_invert_brightness < 0) |
||
217 | return val; |
||
218 | |||
219 | if (i915_panel_invert_brightness > 0 || |
||
220 | dev_priv->quirks & QUIRK_INVERT_BRIGHTNESS) |
||
221 | return intel_panel_get_max_backlight(dev) - val; |
||
222 | |||
223 | return val; |
||
224 | } |
||
225 | |||
226 | static u32 intel_panel_get_backlight(struct drm_device *dev) |
||
227 | { |
||
228 | struct drm_i915_private *dev_priv = dev->dev_private; |
||
2330 | Serge | 229 | u32 val; |
230 | |||
231 | if (HAS_PCH_SPLIT(dev)) { |
||
232 | val = I915_READ(BLC_PWM_CPU_CTL) & BACKLIGHT_DUTY_CYCLE_MASK; |
||
233 | } else { |
||
234 | val = I915_READ(BLC_PWM_CTL) & BACKLIGHT_DUTY_CYCLE_MASK; |
||
2342 | Serge | 235 | if (INTEL_INFO(dev)->gen < 4) |
2330 | Serge | 236 | val >>= 1; |
237 | |||
2342 | Serge | 238 | if (is_backlight_combination_mode(dev)) { |
2330 | Serge | 239 | u8 lbpc; |
240 | |||
241 | pci_read_config_byte(dev->pdev, PCI_LBPC, &lbpc); |
||
242 | val *= lbpc; |
||
243 | } |
||
244 | } |
||
245 | |||
3031 | serge | 246 | val = intel_panel_compute_brightness(dev, val); |
2330 | Serge | 247 | DRM_DEBUG_DRIVER("get backlight PWM = %d\n", val); |
248 | return val; |
||
249 | } |
||
250 | |||
251 | static void intel_pch_panel_set_backlight(struct drm_device *dev, u32 level) |
||
252 | { |
||
253 | struct drm_i915_private *dev_priv = dev->dev_private; |
||
254 | u32 val = I915_READ(BLC_PWM_CPU_CTL) & ~BACKLIGHT_DUTY_CYCLE_MASK; |
||
255 | I915_WRITE(BLC_PWM_CPU_CTL, val | level); |
||
256 | } |
||
257 | |||
2342 | Serge | 258 | static void intel_panel_actually_set_backlight(struct drm_device *dev, u32 level) |
2330 | Serge | 259 | { |
260 | struct drm_i915_private *dev_priv = dev->dev_private; |
||
261 | u32 tmp; |
||
262 | |||
263 | DRM_DEBUG_DRIVER("set backlight PWM = %d\n", level); |
||
3031 | serge | 264 | level = intel_panel_compute_brightness(dev, level); |
2330 | Serge | 265 | |
266 | if (HAS_PCH_SPLIT(dev)) |
||
267 | return intel_pch_panel_set_backlight(dev, level); |
||
268 | |||
2342 | Serge | 269 | if (is_backlight_combination_mode(dev)) { |
2330 | Serge | 270 | u32 max = intel_panel_get_max_backlight(dev); |
271 | u8 lbpc; |
||
272 | |||
273 | lbpc = level * 0xfe / max + 1; |
||
274 | level /= lbpc; |
||
275 | pci_write_config_byte(dev->pdev, PCI_LBPC, lbpc); |
||
276 | } |
||
277 | |||
278 | tmp = I915_READ(BLC_PWM_CTL); |
||
3031 | serge | 279 | if (INTEL_INFO(dev)->gen < 4) |
2330 | Serge | 280 | level <<= 1; |
281 | tmp &= ~BACKLIGHT_DUTY_CYCLE_MASK; |
||
282 | I915_WRITE(BLC_PWM_CTL, tmp | level); |
||
283 | } |
||
284 | |||
2342 | Serge | 285 | void intel_panel_set_backlight(struct drm_device *dev, u32 level) |
286 | { |
||
287 | struct drm_i915_private *dev_priv = dev->dev_private; |
||
288 | |||
289 | dev_priv->backlight_level = level; |
||
290 | if (dev_priv->backlight_enabled) |
||
291 | intel_panel_actually_set_backlight(dev, level); |
||
292 | } |
||
293 | |||
2330 | Serge | 294 | void intel_panel_disable_backlight(struct drm_device *dev) |
295 | { |
||
296 | struct drm_i915_private *dev_priv = dev->dev_private; |
||
297 | |||
298 | dev_priv->backlight_enabled = false; |
||
2342 | Serge | 299 | intel_panel_actually_set_backlight(dev, 0); |
3031 | serge | 300 | |
301 | if (INTEL_INFO(dev)->gen >= 4) { |
||
302 | uint32_t reg, tmp; |
||
303 | |||
304 | reg = HAS_PCH_SPLIT(dev) ? BLC_PWM_CPU_CTL2 : BLC_PWM_CTL2; |
||
305 | |||
306 | I915_WRITE(reg, I915_READ(reg) & ~BLM_PWM_ENABLE); |
||
307 | |||
308 | if (HAS_PCH_SPLIT(dev)) { |
||
309 | tmp = I915_READ(BLC_PWM_PCH_CTL1); |
||
310 | tmp &= ~BLM_PCH_PWM_ENABLE; |
||
311 | I915_WRITE(BLC_PWM_PCH_CTL1, tmp); |
||
312 | } |
||
313 | } |
||
2330 | Serge | 314 | } |
315 | |||
3031 | serge | 316 | void intel_panel_enable_backlight(struct drm_device *dev, |
317 | enum pipe pipe) |
||
2330 | Serge | 318 | { |
319 | struct drm_i915_private *dev_priv = dev->dev_private; |
||
320 | |||
321 | if (dev_priv->backlight_level == 0) |
||
322 | dev_priv->backlight_level = intel_panel_get_max_backlight(dev); |
||
323 | |||
3031 | serge | 324 | if (INTEL_INFO(dev)->gen >= 4) { |
325 | uint32_t reg, tmp; |
||
326 | |||
327 | reg = HAS_PCH_SPLIT(dev) ? BLC_PWM_CPU_CTL2 : BLC_PWM_CTL2; |
||
328 | |||
329 | |||
330 | tmp = I915_READ(reg); |
||
331 | |||
332 | /* Note that this can also get called through dpms changes. And |
||
333 | * we don't track the backlight dpms state, hence check whether |
||
334 | * we have to do anything first. */ |
||
335 | if (tmp & BLM_PWM_ENABLE) |
||
336 | goto set_level; |
||
337 | |||
338 | if (dev_priv->num_pipe == 3) |
||
339 | tmp &= ~BLM_PIPE_SELECT_IVB; |
||
340 | else |
||
341 | tmp &= ~BLM_PIPE_SELECT; |
||
342 | |||
343 | tmp |= BLM_PIPE(pipe); |
||
344 | tmp &= ~BLM_PWM_ENABLE; |
||
345 | |||
346 | I915_WRITE(reg, tmp); |
||
347 | POSTING_READ(reg); |
||
348 | I915_WRITE(reg, tmp | BLM_PWM_ENABLE); |
||
349 | |||
350 | if (HAS_PCH_SPLIT(dev)) { |
||
351 | tmp = I915_READ(BLC_PWM_PCH_CTL1); |
||
352 | tmp |= BLM_PCH_PWM_ENABLE; |
||
353 | tmp &= ~BLM_PCH_OVERRIDE_ENABLE; |
||
354 | I915_WRITE(BLC_PWM_PCH_CTL1, tmp); |
||
355 | } |
||
356 | } |
||
357 | |||
358 | set_level: |
||
359 | /* Call below after setting BLC_PWM_CPU_CTL2 and BLC_PWM_PCH_CTL1. |
||
360 | * BLC_PWM_CPU_CTL may be cleared to zero automatically when these |
||
361 | * registers are set. |
||
362 | */ |
||
2330 | Serge | 363 | dev_priv->backlight_enabled = true; |
2342 | Serge | 364 | intel_panel_actually_set_backlight(dev, dev_priv->backlight_level); |
2330 | Serge | 365 | } |
366 | |||
367 | static void intel_panel_init_backlight(struct drm_device *dev) |
||
368 | { |
||
369 | struct drm_i915_private *dev_priv = dev->dev_private; |
||
370 | |||
371 | dev_priv->backlight_level = intel_panel_get_backlight(dev); |
||
372 | dev_priv->backlight_enabled = dev_priv->backlight_level != 0; |
||
373 | } |
||
374 | |||
375 | enum drm_connector_status |
||
376 | intel_panel_detect(struct drm_device *dev) |
||
377 | { |
||
378 | #if 0 |
||
379 | struct drm_i915_private *dev_priv = dev->dev_private; |
||
380 | #endif |
||
381 | |||
382 | if (i915_panel_ignore_lid) |
||
383 | return i915_panel_ignore_lid > 0 ? |
||
384 | connector_status_connected : |
||
385 | connector_status_disconnected; |
||
386 | |||
387 | /* opregion lid state on HP 2540p is wrong at boot up, |
||
388 | * appears to be either the BIOS or Linux ACPI fault */ |
||
389 | #if 0 |
||
390 | /* Assume that the BIOS does not lie through the OpRegion... */ |
||
391 | if (dev_priv->opregion.lid_state) |
||
392 | return ioread32(dev_priv->opregion.lid_state) & 0x1 ? |
||
393 | connector_status_connected : |
||
394 | connector_status_disconnected; |
||
395 | #endif |
||
396 | |||
397 | return connector_status_unknown; |
||
398 | } |
||
399 | |||
400 | #ifdef CONFIG_BACKLIGHT_CLASS_DEVICE |
||
401 | static int intel_panel_update_status(struct backlight_device *bd) |
||
402 | { |
||
403 | struct drm_device *dev = bl_get_data(bd); |
||
404 | intel_panel_set_backlight(dev, bd->props.brightness); |
||
405 | return 0; |
||
406 | } |
||
407 | |||
408 | static int intel_panel_get_brightness(struct backlight_device *bd) |
||
409 | { |
||
410 | struct drm_device *dev = bl_get_data(bd); |
||
2342 | Serge | 411 | struct drm_i915_private *dev_priv = dev->dev_private; |
412 | return dev_priv->backlight_level; |
||
2330 | Serge | 413 | } |
414 | |||
415 | static const struct backlight_ops intel_panel_bl_ops = { |
||
416 | .update_status = intel_panel_update_status, |
||
417 | .get_brightness = intel_panel_get_brightness, |
||
418 | }; |
||
419 | |||
420 | int intel_panel_setup_backlight(struct drm_device *dev) |
||
421 | { |
||
422 | struct drm_i915_private *dev_priv = dev->dev_private; |
||
423 | struct backlight_properties props; |
||
424 | struct drm_connector *connector; |
||
425 | |||
426 | intel_panel_init_backlight(dev); |
||
427 | |||
428 | if (dev_priv->int_lvds_connector) |
||
429 | connector = dev_priv->int_lvds_connector; |
||
430 | else if (dev_priv->int_edp_connector) |
||
431 | connector = dev_priv->int_edp_connector; |
||
432 | else |
||
433 | return -ENODEV; |
||
434 | |||
3031 | serge | 435 | memset(&props, 0, sizeof(props)); |
2330 | Serge | 436 | props.type = BACKLIGHT_RAW; |
3031 | serge | 437 | props.max_brightness = _intel_panel_get_max_backlight(dev); |
438 | if (props.max_brightness == 0) { |
||
439 | DRM_DEBUG_DRIVER("Failed to get maximum backlight value\n"); |
||
440 | return -ENODEV; |
||
441 | } |
||
2330 | Serge | 442 | dev_priv->backlight = |
443 | backlight_device_register("intel_backlight", |
||
444 | &connector->kdev, dev, |
||
445 | &intel_panel_bl_ops, &props); |
||
446 | |||
447 | if (IS_ERR(dev_priv->backlight)) { |
||
448 | DRM_ERROR("Failed to register backlight: %ld\n", |
||
449 | PTR_ERR(dev_priv->backlight)); |
||
450 | dev_priv->backlight = NULL; |
||
451 | return -ENODEV; |
||
452 | } |
||
453 | dev_priv->backlight->props.brightness = intel_panel_get_backlight(dev); |
||
454 | return 0; |
||
455 | } |
||
456 | |||
457 | void intel_panel_destroy_backlight(struct drm_device *dev) |
||
458 | { |
||
459 | struct drm_i915_private *dev_priv = dev->dev_private; |
||
460 | if (dev_priv->backlight) |
||
461 | backlight_device_unregister(dev_priv->backlight); |
||
462 | } |
||
463 | #else |
||
464 | int intel_panel_setup_backlight(struct drm_device *dev) |
||
465 | { |
||
466 | intel_panel_init_backlight(dev); |
||
467 | return 0; |
||
468 | } |
||
469 | |||
470 | void intel_panel_destroy_backlight(struct drm_device *dev) |
||
471 | { |
||
472 | return; |
||
473 | } |
||
474 | #endif=><=>>>>>><>><>> |