Rev 2338 | Rev 2342 | Go to most recent revision | Details | Compare with Previous | Last modification | View Log | RSS feed
Rev | Author | Line No. | Line |
---|---|---|---|
2325 | Serge | 1 | /* i915_drv.h -- Private header for the I915 driver -*- linux-c -*- |
2 | */ |
||
3 | /* |
||
4 | * |
||
5 | * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas. |
||
6 | * All Rights Reserved. |
||
7 | * |
||
8 | * Permission is hereby granted, free of charge, to any person obtaining a |
||
9 | * copy of this software and associated documentation files (the |
||
10 | * "Software"), to deal in the Software without restriction, including |
||
11 | * without limitation the rights to use, copy, modify, merge, publish, |
||
12 | * distribute, sub license, and/or sell copies of the Software, and to |
||
13 | * permit persons to whom the Software is furnished to do so, subject to |
||
14 | * the following conditions: |
||
15 | * |
||
16 | * The above copyright notice and this permission notice (including the |
||
17 | * next paragraph) shall be included in all copies or substantial portions |
||
18 | * of the Software. |
||
19 | * |
||
20 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS |
||
21 | * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF |
||
22 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. |
||
23 | * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR |
||
24 | * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, |
||
25 | * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE |
||
26 | * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. |
||
27 | * |
||
28 | */ |
||
29 | |||
30 | #ifndef _I915_DRV_H_ |
||
31 | #define _I915_DRV_H_ |
||
32 | |||
33 | #include "i915_reg.h" |
||
2327 | Serge | 34 | #include "intel_bios.h" |
2326 | Serge | 35 | #include "intel_ringbuffer.h" |
2325 | Serge | 36 | //#include |
2330 | Serge | 37 | #include |
2332 | Serge | 38 | #include |
2325 | Serge | 39 | //#include |
40 | |||
41 | #include |
||
42 | |||
43 | /* General customization: |
||
44 | */ |
||
45 | |||
2327 | Serge | 46 | #define I915_TILING_NONE 0 |
47 | |||
48 | |||
2325 | Serge | 49 | #define DRIVER_AUTHOR "Tungsten Graphics, Inc." |
50 | |||
51 | #define DRIVER_NAME "i915" |
||
52 | #define DRIVER_DESC "Intel Graphics" |
||
53 | #define DRIVER_DATE "20080730" |
||
54 | |||
55 | enum pipe { |
||
56 | PIPE_A = 0, |
||
57 | PIPE_B, |
||
58 | PIPE_C, |
||
59 | I915_MAX_PIPES |
||
60 | }; |
||
61 | #define pipe_name(p) ((p) + 'A') |
||
62 | |||
63 | enum plane { |
||
64 | PLANE_A = 0, |
||
65 | PLANE_B, |
||
66 | PLANE_C, |
||
67 | }; |
||
68 | #define plane_name(p) ((p) + 'A') |
||
69 | |||
70 | #define I915_GEM_GPU_DOMAINS (~(I915_GEM_DOMAIN_CPU | I915_GEM_DOMAIN_GTT)) |
||
71 | |||
72 | #define for_each_pipe(p) for ((p) = 0; (p) < dev_priv->num_pipe; (p)++) |
||
73 | |||
74 | /* Interface history: |
||
75 | * |
||
76 | * 1.1: Original. |
||
77 | * 1.2: Add Power Management |
||
78 | * 1.3: Add vblank support |
||
79 | * 1.4: Fix cmdbuffer path, add heap destroy |
||
80 | * 1.5: Add vblank pipe configuration |
||
81 | * 1.6: - New ioctl for scheduling buffer swaps on vertical blank |
||
82 | * - Support vertical blank on secondary display pipe |
||
83 | */ |
||
84 | #define DRIVER_MAJOR 1 |
||
85 | #define DRIVER_MINOR 6 |
||
86 | #define DRIVER_PATCHLEVEL 0 |
||
87 | |||
88 | #define WATCH_COHERENCY 0 |
||
89 | #define WATCH_LISTS 0 |
||
90 | |||
91 | #define I915_GEM_PHYS_CURSOR_0 1 |
||
92 | #define I915_GEM_PHYS_CURSOR_1 2 |
||
93 | #define I915_GEM_PHYS_OVERLAY_REGS 3 |
||
94 | #define I915_MAX_PHYS_OBJECT (I915_GEM_PHYS_OVERLAY_REGS) |
||
95 | |||
96 | struct mem_block { |
||
97 | struct mem_block *next; |
||
98 | struct mem_block *prev; |
||
99 | int start; |
||
100 | int size; |
||
101 | struct drm_file *file_priv; /* NULL: free, -1: heap, other: real files */ |
||
102 | }; |
||
103 | |||
104 | struct opregion_header; |
||
105 | struct opregion_acpi; |
||
106 | struct opregion_swsci; |
||
107 | struct opregion_asle; |
||
108 | |||
109 | struct intel_opregion { |
||
110 | struct opregion_header *header; |
||
111 | struct opregion_acpi *acpi; |
||
112 | struct opregion_swsci *swsci; |
||
113 | struct opregion_asle *asle; |
||
114 | void *vbt; |
||
115 | u32 __iomem *lid_state; |
||
116 | }; |
||
117 | #define OPREGION_SIZE (8*1024) |
||
118 | |||
119 | struct intel_overlay; |
||
120 | struct intel_overlay_error_state; |
||
121 | |||
2330 | Serge | 122 | struct drm_i915_master_private { |
123 | drm_local_map_t *sarea; |
||
124 | struct _drm_i915_sarea *sarea_priv; |
||
125 | }; |
||
2325 | Serge | 126 | #define I915_FENCE_REG_NONE -1 |
127 | |||
128 | struct drm_i915_fence_reg { |
||
129 | struct list_head lru_list; |
||
130 | struct drm_i915_gem_object *obj; |
||
131 | uint32_t setup_seqno; |
||
132 | }; |
||
133 | |||
134 | struct sdvo_device_mapping { |
||
135 | u8 initialized; |
||
136 | u8 dvo_port; |
||
137 | u8 slave_addr; |
||
138 | u8 dvo_wiring; |
||
139 | u8 i2c_pin; |
||
140 | u8 i2c_speed; |
||
141 | u8 ddc_pin; |
||
142 | }; |
||
143 | |||
144 | struct intel_display_error_state; |
||
145 | |||
146 | struct drm_i915_error_state { |
||
147 | u32 eir; |
||
148 | u32 pgtbl_er; |
||
149 | u32 pipestat[I915_MAX_PIPES]; |
||
150 | u32 ipeir; |
||
151 | u32 ipehr; |
||
152 | u32 instdone; |
||
153 | u32 acthd; |
||
154 | u32 error; /* gen6+ */ |
||
155 | u32 bcs_acthd; /* gen6+ blt engine */ |
||
156 | u32 bcs_ipehr; |
||
157 | u32 bcs_ipeir; |
||
158 | u32 bcs_instdone; |
||
159 | u32 bcs_seqno; |
||
160 | u32 vcs_acthd; /* gen6+ bsd engine */ |
||
161 | u32 vcs_ipehr; |
||
162 | u32 vcs_ipeir; |
||
163 | u32 vcs_instdone; |
||
164 | u32 vcs_seqno; |
||
165 | u32 instpm; |
||
166 | u32 instps; |
||
167 | u32 instdone1; |
||
168 | u32 seqno; |
||
169 | u64 bbaddr; |
||
170 | u64 fence[16]; |
||
171 | struct timeval time; |
||
172 | struct drm_i915_error_object { |
||
173 | int page_count; |
||
174 | u32 gtt_offset; |
||
175 | u32 *pages[0]; |
||
176 | } *ringbuffer[I915_NUM_RINGS], *batchbuffer[I915_NUM_RINGS]; |
||
177 | struct drm_i915_error_buffer { |
||
178 | u32 size; |
||
179 | u32 name; |
||
180 | u32 seqno; |
||
181 | u32 gtt_offset; |
||
182 | u32 read_domains; |
||
183 | u32 write_domain; |
||
184 | s32 fence_reg:5; |
||
185 | s32 pinned:2; |
||
186 | u32 tiling:2; |
||
187 | u32 dirty:1; |
||
188 | u32 purgeable:1; |
||
189 | u32 ring:4; |
||
190 | u32 cache_level:2; |
||
191 | } *active_bo, *pinned_bo; |
||
192 | u32 active_bo_count, pinned_bo_count; |
||
193 | struct intel_overlay_error_state *overlay; |
||
194 | struct intel_display_error_state *display; |
||
195 | }; |
||
196 | |||
197 | struct drm_i915_display_funcs { |
||
198 | void (*dpms)(struct drm_crtc *crtc, int mode); |
||
199 | bool (*fbc_enabled)(struct drm_device *dev); |
||
200 | void (*enable_fbc)(struct drm_crtc *crtc, unsigned long interval); |
||
201 | void (*disable_fbc)(struct drm_device *dev); |
||
202 | int (*get_display_clock_speed)(struct drm_device *dev); |
||
203 | int (*get_fifo_size)(struct drm_device *dev, int plane); |
||
204 | void (*update_wm)(struct drm_device *dev); |
||
205 | int (*crtc_mode_set)(struct drm_crtc *crtc, |
||
206 | struct drm_display_mode *mode, |
||
207 | struct drm_display_mode *adjusted_mode, |
||
208 | int x, int y, |
||
209 | struct drm_framebuffer *old_fb); |
||
210 | void (*fdi_link_train)(struct drm_crtc *crtc); |
||
211 | void (*init_clock_gating)(struct drm_device *dev); |
||
212 | void (*init_pch_clock_gating)(struct drm_device *dev); |
||
213 | int (*queue_flip)(struct drm_device *dev, struct drm_crtc *crtc, |
||
214 | struct drm_framebuffer *fb, |
||
215 | struct drm_i915_gem_object *obj); |
||
216 | int (*update_plane)(struct drm_crtc *crtc, struct drm_framebuffer *fb, |
||
217 | int x, int y); |
||
218 | /* clock updates for mode set */ |
||
219 | /* cursor updates */ |
||
220 | /* render clock increase/decrease */ |
||
221 | /* display clock increase/decrease */ |
||
222 | /* pll clock increase/decrease */ |
||
223 | }; |
||
224 | |||
225 | struct intel_device_info { |
||
226 | u8 gen; |
||
227 | u8 is_mobile : 1; |
||
228 | u8 is_i85x : 1; |
||
229 | u8 is_i915g : 1; |
||
230 | u8 is_i945gm : 1; |
||
231 | u8 is_g33 : 1; |
||
232 | u8 need_gfx_hws : 1; |
||
233 | u8 is_g4x : 1; |
||
234 | u8 is_pineview : 1; |
||
235 | u8 is_broadwater : 1; |
||
236 | u8 is_crestline : 1; |
||
237 | u8 is_ivybridge : 1; |
||
238 | u8 has_fbc : 1; |
||
239 | u8 has_pipe_cxsr : 1; |
||
240 | u8 has_hotplug : 1; |
||
241 | u8 cursor_needs_physical : 1; |
||
242 | u8 has_overlay : 1; |
||
243 | u8 overlay_needs_physical : 1; |
||
244 | u8 supports_tv : 1; |
||
245 | u8 has_bsd_ring : 1; |
||
246 | u8 has_blt_ring : 1; |
||
247 | }; |
||
248 | |||
249 | enum no_fbc_reason { |
||
250 | FBC_NO_OUTPUT, /* no outputs enabled to compress */ |
||
251 | FBC_STOLEN_TOO_SMALL, /* not enough space to hold compressed buffers */ |
||
252 | FBC_UNSUPPORTED_MODE, /* interlace or doublescanned mode */ |
||
253 | FBC_MODE_TOO_LARGE, /* mode too large for compression */ |
||
254 | FBC_BAD_PLANE, /* fbc not supported on plane */ |
||
255 | FBC_NOT_TILED, /* buffer not tiled */ |
||
256 | FBC_MULTIPLE_PIPES, /* more than one pipe active */ |
||
257 | FBC_MODULE_PARAM, |
||
258 | }; |
||
259 | |||
260 | enum intel_pch { |
||
261 | PCH_IBX, /* Ibexpeak PCH */ |
||
262 | PCH_CPT, /* Cougarpoint PCH */ |
||
263 | }; |
||
264 | |||
265 | #define QUIRK_PIPEA_FORCE (1<<0) |
||
266 | #define QUIRK_LVDS_SSC_DISABLE (1<<1) |
||
267 | |||
268 | struct intel_fbdev; |
||
269 | struct intel_fbc_work; |
||
270 | |||
271 | typedef struct drm_i915_private { |
||
272 | struct drm_device *dev; |
||
273 | |||
274 | const struct intel_device_info *info; |
||
275 | |||
276 | int has_gem; |
||
277 | int relative_constants_mode; |
||
278 | |||
279 | void __iomem *regs; |
||
280 | u32 gt_fifo_count; |
||
281 | |||
2326 | Serge | 282 | struct intel_gmbus { |
283 | struct i2c_adapter adapter; |
||
284 | struct i2c_adapter *force_bit; |
||
285 | u32 reg0; |
||
286 | } *gmbus; |
||
2325 | Serge | 287 | |
288 | struct pci_dev *bridge_dev; |
||
2326 | Serge | 289 | struct intel_ring_buffer ring[I915_NUM_RINGS]; |
2325 | Serge | 290 | uint32_t next_seqno; |
291 | |||
2326 | Serge | 292 | drm_dma_handle_t *status_page_dmah; |
2340 | Serge | 293 | uint32_t counter; |
294 | drm_local_map_t hws_map; |
||
2332 | Serge | 295 | struct drm_i915_gem_object *pwrctx; |
296 | struct drm_i915_gem_object *renderctx; |
||
2325 | Serge | 297 | |
298 | // struct resource mch_res; |
||
299 | |||
300 | unsigned int cpp; |
||
301 | int back_offset; |
||
302 | int front_offset; |
||
303 | int current_page; |
||
304 | int page_flipping; |
||
305 | |||
306 | atomic_t irq_received; |
||
307 | |||
308 | /* protects the irq masks */ |
||
309 | spinlock_t irq_lock; |
||
310 | /** Cached value of IMR to avoid reads in updating the bitfield */ |
||
311 | u32 pipestat[2]; |
||
312 | u32 irq_mask; |
||
313 | u32 gt_irq_mask; |
||
314 | u32 pch_irq_mask; |
||
315 | |||
316 | u32 hotplug_supported_mask; |
||
317 | // struct work_struct hotplug_work; |
||
318 | |||
319 | int tex_lru_log_granularity; |
||
320 | int allow_batchbuffer; |
||
321 | struct mem_block *agp_heap; |
||
322 | unsigned int sr01, adpa, ppcr, dvob, dvoc, lvds; |
||
323 | int vblank_pipe; |
||
324 | int num_pipe; |
||
325 | |||
326 | /* For hangcheck timer */ |
||
327 | #define DRM_I915_HANGCHECK_PERIOD 1500 /* in ms */ |
||
2330 | Serge | 328 | struct timer_list hangcheck_timer; |
2325 | Serge | 329 | int hangcheck_count; |
330 | uint32_t last_acthd; |
||
331 | uint32_t last_instdone; |
||
332 | uint32_t last_instdone1; |
||
333 | |||
334 | unsigned long cfb_size; |
||
335 | unsigned int cfb_fb; |
||
336 | enum plane cfb_plane; |
||
337 | int cfb_y; |
||
338 | // struct intel_fbc_work *fbc_work; |
||
339 | |||
2327 | Serge | 340 | struct intel_opregion opregion; |
2325 | Serge | 341 | |
342 | /* overlay */ |
||
343 | // struct intel_overlay *overlay; |
||
344 | |||
345 | /* LVDS info */ |
||
346 | int backlight_level; /* restore backlight to this value */ |
||
347 | bool backlight_enabled; |
||
348 | struct drm_display_mode *panel_fixed_mode; |
||
349 | struct drm_display_mode *lfp_lvds_vbt_mode; /* if any */ |
||
350 | struct drm_display_mode *sdvo_lvds_vbt_mode; /* if any */ |
||
351 | |||
352 | /* Feature bits from the VBIOS */ |
||
353 | unsigned int int_tv_support:1; |
||
354 | unsigned int lvds_dither:1; |
||
355 | unsigned int lvds_vbt:1; |
||
356 | unsigned int int_crt_support:1; |
||
357 | unsigned int lvds_use_ssc:1; |
||
358 | int lvds_ssc_freq; |
||
359 | struct { |
||
360 | int rate; |
||
361 | int lanes; |
||
362 | int preemphasis; |
||
363 | int vswing; |
||
364 | |||
365 | bool initialized; |
||
366 | bool support; |
||
367 | int bpp; |
||
2327 | Serge | 368 | struct edp_power_seq pps; |
2325 | Serge | 369 | } edp; |
370 | bool no_aux_handshake; |
||
371 | |||
372 | // struct notifier_block lid_notifier; |
||
373 | |||
374 | int crt_ddc_pin; |
||
2326 | Serge | 375 | struct drm_i915_fence_reg fence_regs[16]; /* assume 965 */ |
2325 | Serge | 376 | int fence_reg_start; /* 4 if userland hasn't ioctl'd us yet */ |
377 | int num_fence_regs; /* 8 on pre-965, 16 otherwise */ |
||
378 | |||
379 | unsigned int fsb_freq, mem_freq, is_ddr3; |
||
380 | |||
381 | spinlock_t error_lock; |
||
382 | // struct drm_i915_error_state *first_error; |
||
383 | // struct work_struct error_work; |
||
384 | // struct completion error_completion; |
||
385 | // struct workqueue_struct *wq; |
||
386 | |||
387 | /* Display functions */ |
||
2327 | Serge | 388 | struct drm_i915_display_funcs display; |
2325 | Serge | 389 | |
390 | /* PCH chipset type */ |
||
391 | enum intel_pch pch_type; |
||
392 | |||
393 | unsigned long quirks; |
||
394 | |||
395 | /* Register state */ |
||
396 | bool modeset_on_lid; |
||
397 | u8 saveLBB; |
||
398 | u32 saveDSPACNTR; |
||
399 | u32 saveDSPBCNTR; |
||
400 | u32 saveDSPARB; |
||
401 | u32 saveHWS; |
||
402 | u32 savePIPEACONF; |
||
403 | u32 savePIPEBCONF; |
||
404 | u32 savePIPEASRC; |
||
405 | u32 savePIPEBSRC; |
||
406 | u32 saveFPA0; |
||
407 | u32 saveFPA1; |
||
408 | u32 saveDPLL_A; |
||
409 | u32 saveDPLL_A_MD; |
||
410 | u32 saveHTOTAL_A; |
||
411 | u32 saveHBLANK_A; |
||
412 | u32 saveHSYNC_A; |
||
413 | u32 saveVTOTAL_A; |
||
414 | u32 saveVBLANK_A; |
||
415 | u32 saveVSYNC_A; |
||
416 | u32 saveBCLRPAT_A; |
||
417 | u32 saveTRANSACONF; |
||
418 | u32 saveTRANS_HTOTAL_A; |
||
419 | u32 saveTRANS_HBLANK_A; |
||
420 | u32 saveTRANS_HSYNC_A; |
||
421 | u32 saveTRANS_VTOTAL_A; |
||
422 | u32 saveTRANS_VBLANK_A; |
||
423 | u32 saveTRANS_VSYNC_A; |
||
424 | u32 savePIPEASTAT; |
||
425 | u32 saveDSPASTRIDE; |
||
426 | u32 saveDSPASIZE; |
||
427 | u32 saveDSPAPOS; |
||
428 | u32 saveDSPAADDR; |
||
429 | u32 saveDSPASURF; |
||
430 | u32 saveDSPATILEOFF; |
||
431 | u32 savePFIT_PGM_RATIOS; |
||
432 | u32 saveBLC_HIST_CTL; |
||
433 | u32 saveBLC_PWM_CTL; |
||
434 | u32 saveBLC_PWM_CTL2; |
||
435 | u32 saveBLC_CPU_PWM_CTL; |
||
436 | u32 saveBLC_CPU_PWM_CTL2; |
||
437 | u32 saveFPB0; |
||
438 | u32 saveFPB1; |
||
439 | u32 saveDPLL_B; |
||
440 | u32 saveDPLL_B_MD; |
||
441 | u32 saveHTOTAL_B; |
||
442 | u32 saveHBLANK_B; |
||
443 | u32 saveHSYNC_B; |
||
444 | u32 saveVTOTAL_B; |
||
445 | u32 saveVBLANK_B; |
||
446 | u32 saveVSYNC_B; |
||
447 | u32 saveBCLRPAT_B; |
||
448 | u32 saveTRANSBCONF; |
||
449 | u32 saveTRANS_HTOTAL_B; |
||
450 | u32 saveTRANS_HBLANK_B; |
||
451 | u32 saveTRANS_HSYNC_B; |
||
452 | u32 saveTRANS_VTOTAL_B; |
||
453 | u32 saveTRANS_VBLANK_B; |
||
454 | u32 saveTRANS_VSYNC_B; |
||
455 | u32 savePIPEBSTAT; |
||
456 | u32 saveDSPBSTRIDE; |
||
457 | u32 saveDSPBSIZE; |
||
458 | u32 saveDSPBPOS; |
||
459 | u32 saveDSPBADDR; |
||
460 | u32 saveDSPBSURF; |
||
461 | u32 saveDSPBTILEOFF; |
||
462 | u32 saveVGA0; |
||
463 | u32 saveVGA1; |
||
464 | u32 saveVGA_PD; |
||
465 | u32 saveVGACNTRL; |
||
466 | u32 saveADPA; |
||
467 | u32 saveLVDS; |
||
468 | u32 savePP_ON_DELAYS; |
||
469 | u32 savePP_OFF_DELAYS; |
||
470 | u32 saveDVOA; |
||
471 | u32 saveDVOB; |
||
472 | u32 saveDVOC; |
||
473 | u32 savePP_ON; |
||
474 | u32 savePP_OFF; |
||
475 | u32 savePP_CONTROL; |
||
476 | u32 savePP_DIVISOR; |
||
477 | u32 savePFIT_CONTROL; |
||
478 | u32 save_palette_a[256]; |
||
479 | u32 save_palette_b[256]; |
||
480 | u32 saveDPFC_CB_BASE; |
||
481 | u32 saveFBC_CFB_BASE; |
||
482 | u32 saveFBC_LL_BASE; |
||
483 | u32 saveFBC_CONTROL; |
||
484 | u32 saveFBC_CONTROL2; |
||
485 | u32 saveIER; |
||
486 | u32 saveIIR; |
||
487 | u32 saveIMR; |
||
488 | u32 saveDEIER; |
||
489 | u32 saveDEIMR; |
||
490 | u32 saveGTIER; |
||
491 | u32 saveGTIMR; |
||
492 | u32 saveFDI_RXA_IMR; |
||
493 | u32 saveFDI_RXB_IMR; |
||
494 | u32 saveCACHE_MODE_0; |
||
495 | u32 saveMI_ARB_STATE; |
||
496 | u32 saveSWF0[16]; |
||
497 | u32 saveSWF1[16]; |
||
498 | u32 saveSWF2[3]; |
||
499 | u8 saveMSR; |
||
500 | u8 saveSR[8]; |
||
501 | u8 saveGR[25]; |
||
502 | u8 saveAR_INDEX; |
||
503 | u8 saveAR[21]; |
||
504 | u8 saveDACMASK; |
||
505 | u8 saveCR[37]; |
||
506 | uint64_t saveFENCE[16]; |
||
507 | u32 saveCURACNTR; |
||
508 | u32 saveCURAPOS; |
||
509 | u32 saveCURABASE; |
||
510 | u32 saveCURBCNTR; |
||
511 | u32 saveCURBPOS; |
||
512 | u32 saveCURBBASE; |
||
513 | u32 saveCURSIZE; |
||
514 | u32 saveDP_B; |
||
515 | u32 saveDP_C; |
||
516 | u32 saveDP_D; |
||
517 | u32 savePIPEA_GMCH_DATA_M; |
||
518 | u32 savePIPEB_GMCH_DATA_M; |
||
519 | u32 savePIPEA_GMCH_DATA_N; |
||
520 | u32 savePIPEB_GMCH_DATA_N; |
||
521 | u32 savePIPEA_DP_LINK_M; |
||
522 | u32 savePIPEB_DP_LINK_M; |
||
523 | u32 savePIPEA_DP_LINK_N; |
||
524 | u32 savePIPEB_DP_LINK_N; |
||
525 | u32 saveFDI_RXA_CTL; |
||
526 | u32 saveFDI_TXA_CTL; |
||
527 | u32 saveFDI_RXB_CTL; |
||
528 | u32 saveFDI_TXB_CTL; |
||
529 | u32 savePFA_CTL_1; |
||
530 | u32 savePFB_CTL_1; |
||
531 | u32 savePFA_WIN_SZ; |
||
532 | u32 savePFB_WIN_SZ; |
||
533 | u32 savePFA_WIN_POS; |
||
534 | u32 savePFB_WIN_POS; |
||
535 | u32 savePCH_DREF_CONTROL; |
||
536 | u32 saveDISP_ARB_CTL; |
||
537 | u32 savePIPEA_DATA_M1; |
||
538 | u32 savePIPEA_DATA_N1; |
||
539 | u32 savePIPEA_LINK_M1; |
||
540 | u32 savePIPEA_LINK_N1; |
||
541 | u32 savePIPEB_DATA_M1; |
||
542 | u32 savePIPEB_DATA_N1; |
||
543 | u32 savePIPEB_LINK_M1; |
||
544 | u32 savePIPEB_LINK_N1; |
||
545 | u32 saveMCHBAR_RENDER_STANDBY; |
||
546 | u32 savePCH_PORT_HOTPLUG; |
||
547 | |||
548 | struct { |
||
549 | /** Bridge to intel-gtt-ko */ |
||
550 | const struct intel_gtt *gtt; |
||
551 | /** Memory allocator for GTT stolen memory */ |
||
2330 | Serge | 552 | struct drm_mm stolen; |
2325 | Serge | 553 | /** Memory allocator for GTT */ |
2332 | Serge | 554 | struct drm_mm gtt_space; |
2325 | Serge | 555 | /** List of all objects in gtt_space. Used to restore gtt |
556 | * mappings on resume */ |
||
557 | struct list_head gtt_list; |
||
558 | |||
559 | /** Usable portion of the GTT for GEM */ |
||
560 | unsigned long gtt_start; |
||
561 | unsigned long gtt_mappable_end; |
||
562 | unsigned long gtt_end; |
||
563 | |||
564 | // struct io_mapping *gtt_mapping; |
||
565 | int gtt_mtrr; |
||
566 | |||
567 | // struct shrinker inactive_shrinker; |
||
568 | |||
569 | /** |
||
570 | * List of objects currently involved in rendering. |
||
571 | * |
||
572 | * Includes buffers having the contents of their GPU caches |
||
573 | * flushed, not necessarily primitives. last_rendering_seqno |
||
574 | * represents when the rendering involved will be completed. |
||
575 | * |
||
576 | * A reference is held on the buffer while on this list. |
||
577 | */ |
||
578 | struct list_head active_list; |
||
579 | |||
580 | /** |
||
581 | * List of objects which are not in the ringbuffer but which |
||
582 | * still have a write_domain which needs to be flushed before |
||
583 | * unbinding. |
||
584 | * |
||
585 | * last_rendering_seqno is 0 while an object is in this list. |
||
586 | * |
||
587 | * A reference is held on the buffer while on this list. |
||
588 | */ |
||
589 | struct list_head flushing_list; |
||
590 | |||
591 | /** |
||
592 | * LRU list of objects which are not in the ringbuffer and |
||
593 | * are ready to unbind, but are still in the GTT. |
||
594 | * |
||
595 | * last_rendering_seqno is 0 while an object is in this list. |
||
596 | * |
||
597 | * A reference is not held on the buffer while on this list, |
||
598 | * as merely being GTT-bound shouldn't prevent its being |
||
599 | * freed, and we'll pull it off the list in the free path. |
||
600 | */ |
||
601 | struct list_head inactive_list; |
||
602 | |||
603 | /** |
||
604 | * LRU list of objects which are not in the ringbuffer but |
||
605 | * are still pinned in the GTT. |
||
606 | */ |
||
607 | struct list_head pinned_list; |
||
608 | |||
609 | /** LRU list of objects with fence regs on them. */ |
||
610 | struct list_head fence_list; |
||
611 | |||
612 | /** |
||
613 | * List of objects currently pending being freed. |
||
614 | * |
||
615 | * These objects are no longer in use, but due to a signal |
||
616 | * we were prevented from freeing them at the appointed time. |
||
617 | */ |
||
618 | struct list_head deferred_free_list; |
||
619 | |||
620 | /** |
||
621 | * We leave the user IRQ off as much as possible, |
||
622 | * but this means that requests will finish and never |
||
623 | * be retired once the system goes idle. Set a timer to |
||
624 | * fire periodically while the ring is running. When it |
||
625 | * fires, go retire requests. |
||
626 | */ |
||
627 | // struct delayed_work retire_work; |
||
628 | |||
629 | /** |
||
630 | * Are we in a non-interruptible section of code like |
||
631 | * modesetting? |
||
632 | */ |
||
633 | bool interruptible; |
||
634 | |||
635 | /** |
||
636 | * Flag if the X Server, and thus DRM, is not currently in |
||
637 | * control of the device. |
||
638 | * |
||
639 | * This is set between LeaveVT and EnterVT. It needs to be |
||
640 | * replaced with a semaphore. It also needs to be |
||
641 | * transitioned away from for kernel modesetting. |
||
642 | */ |
||
643 | int suspended; |
||
644 | |||
645 | /** |
||
646 | * Flag if the hardware appears to be wedged. |
||
647 | * |
||
648 | * This is set when attempts to idle the device timeout. |
||
649 | * It prevents command submission from occurring and makes |
||
650 | * every pending request fail |
||
651 | */ |
||
652 | atomic_t wedged; |
||
653 | |||
654 | /** Bit 6 swizzling required for X tiling */ |
||
655 | uint32_t bit_6_swizzle_x; |
||
656 | /** Bit 6 swizzling required for Y tiling */ |
||
657 | uint32_t bit_6_swizzle_y; |
||
658 | |||
659 | /* storage for physical objects */ |
||
660 | // struct drm_i915_gem_phys_object *phys_objs[I915_MAX_PHYS_OBJECT]; |
||
661 | |||
662 | /* accounting, useful for userland debugging */ |
||
663 | size_t gtt_total; |
||
664 | size_t mappable_gtt_total; |
||
665 | size_t object_memory; |
||
666 | u32 object_count; |
||
667 | } mm; |
||
2327 | Serge | 668 | struct sdvo_device_mapping sdvo_mappings[2]; |
2325 | Serge | 669 | /* indicate whether the LVDS_BORDER should be enabled or not */ |
670 | unsigned int lvds_border_bits; |
||
671 | /* Panel fitter placement and size for Ironlake+ */ |
||
672 | u32 pch_pf_pos, pch_pf_size; |
||
673 | int panel_t3, panel_t12; |
||
674 | |||
2326 | Serge | 675 | struct drm_crtc *plane_to_crtc_mapping[2]; |
676 | struct drm_crtc *pipe_to_crtc_mapping[2]; |
||
2325 | Serge | 677 | // wait_queue_head_t pending_flip_queue; |
678 | bool flip_pending_is_done; |
||
679 | |||
680 | /* Reclocking support */ |
||
681 | bool render_reclock_avail; |
||
682 | bool lvds_downclock_avail; |
||
683 | /* indicates the reduced downclock for LVDS*/ |
||
684 | int lvds_downclock; |
||
685 | // struct work_struct idle_work; |
||
2330 | Serge | 686 | struct timer_list idle_timer; |
2325 | Serge | 687 | bool busy; |
688 | u16 orig_clock; |
||
689 | int child_dev_num; |
||
2327 | Serge | 690 | struct child_device_config *child_dev; |
691 | struct drm_connector *int_lvds_connector; |
||
692 | struct drm_connector *int_edp_connector; |
||
2325 | Serge | 693 | |
694 | bool mchbar_need_disable; |
||
695 | |||
696 | // struct work_struct rps_work; |
||
697 | spinlock_t rps_lock; |
||
698 | u32 pm_iir; |
||
699 | |||
700 | u8 cur_delay; |
||
701 | u8 min_delay; |
||
702 | u8 max_delay; |
||
703 | u8 fmax; |
||
704 | u8 fstart; |
||
705 | |||
706 | u64 last_count1; |
||
707 | unsigned long last_time1; |
||
708 | u64 last_count2; |
||
2330 | Serge | 709 | struct timespec last_time2; |
2325 | Serge | 710 | unsigned long gfx_power; |
711 | int c_m; |
||
712 | int r_t; |
||
713 | u8 corr; |
||
714 | spinlock_t *mchdev_lock; |
||
715 | |||
2336 | Serge | 716 | enum no_fbc_reason no_fbc_reason; |
2325 | Serge | 717 | |
718 | // struct drm_mm_node *compressed_fb; |
||
719 | // struct drm_mm_node *compressed_llb; |
||
720 | |||
721 | unsigned long last_gpu_reset; |
||
722 | |||
723 | /* list of fbdev register on this device */ |
||
2332 | Serge | 724 | struct intel_fbdev *fbdev; |
2325 | Serge | 725 | |
726 | // struct backlight_device *backlight; |
||
727 | |||
728 | // struct drm_property *broadcast_rgb_property; |
||
729 | // struct drm_property *force_audio_property; |
||
730 | |||
731 | atomic_t forcewake_count; |
||
732 | } drm_i915_private_t; |
||
733 | |||
734 | enum i915_cache_level { |
||
735 | I915_CACHE_NONE, |
||
736 | I915_CACHE_LLC, |
||
737 | I915_CACHE_LLC_MLC, /* gen6+ */ |
||
738 | }; |
||
739 | |||
2327 | Serge | 740 | struct drm_i915_gem_object { |
741 | struct drm_gem_object base; |
||
2325 | Serge | 742 | |
2327 | Serge | 743 | /** Current space allocated to this object in the GTT, if any. */ |
744 | struct drm_mm_node *gtt_space; |
||
745 | struct list_head gtt_list; |
||
746 | |||
747 | /** This object's place on the active/flushing/inactive lists */ |
||
748 | struct list_head ring_list; |
||
749 | struct list_head mm_list; |
||
750 | /** This object's place on GPU write list */ |
||
751 | struct list_head gpu_write_list; |
||
752 | /** This object's place in the batchbuffer or on the eviction list */ |
||
753 | struct list_head exec_list; |
||
754 | |||
755 | /** |
||
756 | * This is set if the object is on the active or flushing lists |
||
757 | * (has pending rendering), and is not set if it's on inactive (ready |
||
758 | * to be unbound). |
||
759 | */ |
||
760 | unsigned int active : 1; |
||
761 | |||
762 | /** |
||
763 | * This is set if the object has been written to since last bound |
||
764 | * to the GTT |
||
765 | */ |
||
766 | unsigned int dirty : 1; |
||
767 | |||
768 | /** |
||
769 | * This is set if the object has been written to since the last |
||
770 | * GPU flush. |
||
771 | */ |
||
772 | unsigned int pending_gpu_write : 1; |
||
773 | |||
774 | /** |
||
775 | * Fence register bits (if any) for this object. Will be set |
||
776 | * as needed when mapped into the GTT. |
||
777 | * Protected by dev->struct_mutex. |
||
778 | * |
||
779 | * Size: 4 bits for 16 fences + sign (for FENCE_REG_NONE) |
||
780 | */ |
||
781 | signed int fence_reg : 5; |
||
782 | |||
783 | /** |
||
784 | * Advice: are the backing pages purgeable? |
||
785 | */ |
||
786 | unsigned int madv : 2; |
||
787 | |||
788 | /** |
||
789 | * Current tiling mode for the object. |
||
790 | */ |
||
791 | unsigned int tiling_mode : 2; |
||
792 | unsigned int tiling_changed : 1; |
||
793 | |||
794 | /** How many users have pinned this object in GTT space. The following |
||
795 | * users can each hold at most one reference: pwrite/pread, pin_ioctl |
||
796 | * (via user_pin_count), execbuffer (objects are not allowed multiple |
||
797 | * times for the same batchbuffer), and the framebuffer code. When |
||
798 | * switching/pageflipping, the framebuffer code has at most two buffers |
||
799 | * pinned per crtc. |
||
800 | * |
||
801 | * In the worst case this is 1 + 1 + 1 + 2*2 = 7. That would fit into 3 |
||
802 | * bits with absolutely no headroom. So use 4 bits. */ |
||
803 | unsigned int pin_count : 4; |
||
804 | #define DRM_I915_GEM_OBJECT_MAX_PIN_COUNT 0xf |
||
805 | |||
806 | /** |
||
807 | * Is the object at the current location in the gtt mappable and |
||
808 | * fenceable? Used to avoid costly recalculations. |
||
809 | */ |
||
810 | unsigned int map_and_fenceable : 1; |
||
811 | |||
812 | /** |
||
813 | * Whether the current gtt mapping needs to be mappable (and isn't just |
||
814 | * mappable by accident). Track pin and fault separate for a more |
||
815 | * accurate mappable working set. |
||
816 | */ |
||
817 | unsigned int fault_mappable : 1; |
||
818 | unsigned int pin_mappable : 1; |
||
819 | |||
820 | /* |
||
821 | * Is the GPU currently using a fence to access this buffer, |
||
822 | */ |
||
823 | unsigned int pending_fenced_gpu_access:1; |
||
824 | unsigned int fenced_gpu_access:1; |
||
825 | |||
826 | unsigned int cache_level:2; |
||
827 | |||
828 | struct page **pages; |
||
829 | |||
830 | /** |
||
831 | * DMAR support |
||
832 | */ |
||
833 | struct scatterlist *sg_list; |
||
834 | int num_sg; |
||
835 | |||
836 | /** |
||
837 | * Used for performing relocations during execbuffer insertion. |
||
838 | */ |
||
839 | struct hlist_node exec_node; |
||
840 | unsigned long exec_handle; |
||
841 | struct drm_i915_gem_exec_object2 *exec_entry; |
||
842 | |||
843 | /** |
||
844 | * Current offset of the object in GTT space. |
||
845 | * |
||
846 | * This is the same as gtt_space->start |
||
847 | */ |
||
848 | uint32_t gtt_offset; |
||
849 | |||
850 | /** Breadcrumb of last rendering to the buffer. */ |
||
851 | uint32_t last_rendering_seqno; |
||
852 | struct intel_ring_buffer *ring; |
||
853 | |||
854 | /** Breadcrumb of last fenced GPU access to the buffer. */ |
||
855 | uint32_t last_fenced_seqno; |
||
856 | struct intel_ring_buffer *last_fenced_ring; |
||
857 | |||
858 | /** Current tiling stride for the object, if it's tiled. */ |
||
859 | uint32_t stride; |
||
860 | |||
861 | /** Record of address bit 17 of each page at last unbind. */ |
||
862 | unsigned long *bit_17; |
||
863 | |||
864 | |||
865 | /** |
||
866 | * If present, while GEM_DOMAIN_CPU is in the read domain this array |
||
867 | * flags which individual pages are valid. |
||
868 | */ |
||
869 | uint8_t *page_cpu_valid; |
||
870 | |||
871 | /** User space pin count and filp owning the pin */ |
||
872 | uint32_t user_pin_count; |
||
873 | struct drm_file *pin_filp; |
||
874 | |||
875 | /** for phy allocated objects */ |
||
876 | struct drm_i915_gem_phys_object *phys_obj; |
||
877 | |||
878 | /** |
||
879 | * Number of crtcs where this object is currently the fb, but |
||
880 | * will be page flipped away on the next vblank. When it |
||
881 | * reaches 0, dev_priv->pending_flip_queue will be woken up. |
||
882 | */ |
||
883 | atomic_t pending_flip; |
||
884 | }; |
||
885 | |||
2325 | Serge | 886 | #define to_intel_bo(x) container_of(x, struct drm_i915_gem_object, base) |
887 | |||
888 | /** |
||
889 | * Request queue structure. |
||
890 | * |
||
891 | * The request queue allows us to note sequence numbers that have been emitted |
||
892 | * and may be associated with active buffers to be retired. |
||
893 | * |
||
894 | * By keeping this list, we can avoid having to do questionable |
||
895 | * sequence-number comparisons on buffer last_rendering_seqnos, and associate |
||
896 | * an emission time with seqnos for tracking how far ahead of the GPU we are. |
||
897 | */ |
||
898 | struct drm_i915_gem_request { |
||
899 | /** On Which ring this request was generated */ |
||
900 | struct intel_ring_buffer *ring; |
||
901 | |||
902 | /** GEM sequence number associated with this request. */ |
||
903 | uint32_t seqno; |
||
904 | |||
905 | /** Time at which this request was emitted, in jiffies. */ |
||
906 | unsigned long emitted_jiffies; |
||
907 | |||
908 | /** global list entry for this request */ |
||
909 | struct list_head list; |
||
910 | |||
911 | struct drm_i915_file_private *file_priv; |
||
912 | /** file_priv list entry for this request */ |
||
913 | struct list_head client_list; |
||
914 | }; |
||
915 | |||
916 | struct drm_i915_file_private { |
||
917 | struct { |
||
918 | // struct spinlock lock; |
||
919 | struct list_head request_list; |
||
920 | } mm; |
||
921 | }; |
||
922 | |||
923 | #define INTEL_INFO(dev) (((struct drm_i915_private *) (dev)->dev_private)->info) |
||
924 | |||
925 | #define IS_I830(dev) ((dev)->pci_device == 0x3577) |
||
926 | #define IS_845G(dev) ((dev)->pci_device == 0x2562) |
||
927 | #define IS_I85X(dev) (INTEL_INFO(dev)->is_i85x) |
||
928 | #define IS_I865G(dev) ((dev)->pci_device == 0x2572) |
||
929 | #define IS_I915G(dev) (INTEL_INFO(dev)->is_i915g) |
||
930 | #define IS_I915GM(dev) ((dev)->pci_device == 0x2592) |
||
931 | #define IS_I945G(dev) ((dev)->pci_device == 0x2772) |
||
932 | #define IS_I945GM(dev) (INTEL_INFO(dev)->is_i945gm) |
||
933 | #define IS_BROADWATER(dev) (INTEL_INFO(dev)->is_broadwater) |
||
934 | #define IS_CRESTLINE(dev) (INTEL_INFO(dev)->is_crestline) |
||
935 | #define IS_GM45(dev) ((dev)->pci_device == 0x2A42) |
||
936 | #define IS_G4X(dev) (INTEL_INFO(dev)->is_g4x) |
||
937 | #define IS_PINEVIEW_G(dev) ((dev)->pci_device == 0xa001) |
||
938 | #define IS_PINEVIEW_M(dev) ((dev)->pci_device == 0xa011) |
||
939 | #define IS_PINEVIEW(dev) (INTEL_INFO(dev)->is_pineview) |
||
940 | #define IS_G33(dev) (INTEL_INFO(dev)->is_g33) |
||
941 | #define IS_IRONLAKE_D(dev) ((dev)->pci_device == 0x0042) |
||
942 | #define IS_IRONLAKE_M(dev) ((dev)->pci_device == 0x0046) |
||
943 | #define IS_IVYBRIDGE(dev) (INTEL_INFO(dev)->is_ivybridge) |
||
944 | #define IS_MOBILE(dev) (INTEL_INFO(dev)->is_mobile) |
||
945 | |||
946 | /* |
||
947 | * The genX designation typically refers to the render engine, so render |
||
948 | * capability related checks should use IS_GEN, while display and other checks |
||
949 | * have their own (e.g. HAS_PCH_SPLIT for ILK+ display, IS_foo for particular |
||
950 | * chips, etc.). |
||
951 | */ |
||
952 | #define IS_GEN2(dev) (INTEL_INFO(dev)->gen == 2) |
||
953 | #define IS_GEN3(dev) (INTEL_INFO(dev)->gen == 3) |
||
954 | #define IS_GEN4(dev) (INTEL_INFO(dev)->gen == 4) |
||
955 | #define IS_GEN5(dev) (INTEL_INFO(dev)->gen == 5) |
||
956 | #define IS_GEN6(dev) (INTEL_INFO(dev)->gen == 6) |
||
957 | #define IS_GEN7(dev) (INTEL_INFO(dev)->gen == 7) |
||
958 | |||
959 | #define HAS_BSD(dev) (INTEL_INFO(dev)->has_bsd_ring) |
||
960 | #define HAS_BLT(dev) (INTEL_INFO(dev)->has_blt_ring) |
||
961 | #define I915_NEED_GFX_HWS(dev) (INTEL_INFO(dev)->need_gfx_hws) |
||
962 | |||
963 | #define HAS_OVERLAY(dev) (INTEL_INFO(dev)->has_overlay) |
||
964 | #define OVERLAY_NEEDS_PHYSICAL(dev) (INTEL_INFO(dev)->overlay_needs_physical) |
||
965 | |||
966 | /* With the 945 and later, Y tiling got adjusted so that it was 32 128-byte |
||
967 | * rows, which changed the alignment requirements and fence programming. |
||
968 | */ |
||
969 | #define HAS_128_BYTE_Y_TILING(dev) (!IS_GEN2(dev) && !(IS_I915G(dev) || \ |
||
970 | IS_I915GM(dev))) |
||
971 | #define SUPPORTS_DIGITAL_OUTPUTS(dev) (!IS_GEN2(dev) && !IS_PINEVIEW(dev)) |
||
972 | #define SUPPORTS_INTEGRATED_HDMI(dev) (IS_G4X(dev) || IS_GEN5(dev)) |
||
973 | #define SUPPORTS_INTEGRATED_DP(dev) (IS_G4X(dev) || IS_GEN5(dev)) |
||
974 | #define SUPPORTS_EDP(dev) (IS_IRONLAKE_M(dev)) |
||
975 | #define SUPPORTS_TV(dev) (INTEL_INFO(dev)->supports_tv) |
||
976 | #define I915_HAS_HOTPLUG(dev) (INTEL_INFO(dev)->has_hotplug) |
||
977 | /* dsparb controlled by hw only */ |
||
978 | #define DSPARB_HWCONTROL(dev) (IS_G4X(dev) || IS_IRONLAKE(dev)) |
||
979 | |||
980 | #define HAS_FW_BLC(dev) (INTEL_INFO(dev)->gen > 2) |
||
981 | #define HAS_PIPE_CXSR(dev) (INTEL_INFO(dev)->has_pipe_cxsr) |
||
982 | #define I915_HAS_FBC(dev) (INTEL_INFO(dev)->has_fbc) |
||
983 | |||
984 | #define HAS_PCH_SPLIT(dev) (IS_GEN5(dev) || IS_GEN6(dev) || IS_IVYBRIDGE(dev)) |
||
985 | #define HAS_PIPE_CONTROL(dev) (INTEL_INFO(dev)->gen >= 5) |
||
986 | |||
987 | #define INTEL_PCH_TYPE(dev) (((struct drm_i915_private *)(dev)->dev_private)->pch_type) |
||
988 | #define HAS_PCH_CPT(dev) (INTEL_PCH_TYPE(dev) == PCH_CPT) |
||
989 | #define HAS_PCH_IBX(dev) (INTEL_PCH_TYPE(dev) == PCH_IBX) |
||
990 | |||
991 | //#include "i915_trace.h" |
||
992 | |||
993 | extern int i915_max_ioctl; |
||
994 | extern unsigned int i915_fbpercrtc; |
||
995 | extern int i915_panel_ignore_lid; |
||
996 | extern unsigned int i915_powersave; |
||
997 | extern unsigned int i915_semaphores; |
||
998 | extern unsigned int i915_lvds_downclock; |
||
999 | extern unsigned int i915_panel_use_ssc; |
||
1000 | extern int i915_vbt_sdvo_panel_type; |
||
1001 | extern unsigned int i915_enable_rc6; |
||
1002 | extern unsigned int i915_enable_fbc; |
||
1003 | extern bool i915_enable_hangcheck; |
||
1004 | |||
1005 | extern int i915_resume(struct drm_device *dev); |
||
1006 | extern int i915_master_create(struct drm_device *dev, struct drm_master *master); |
||
1007 | extern void i915_master_destroy(struct drm_device *dev, struct drm_master *master); |
||
1008 | |||
1009 | /* i915_dma.c */ |
||
1010 | extern void i915_kernel_lost_context(struct drm_device * dev); |
||
1011 | extern int i915_driver_load(struct drm_device *, unsigned long flags); |
||
1012 | extern int i915_driver_unload(struct drm_device *); |
||
1013 | extern int i915_driver_open(struct drm_device *dev, struct drm_file *file_priv); |
||
1014 | extern void i915_driver_lastclose(struct drm_device * dev); |
||
1015 | extern void i915_driver_preclose(struct drm_device *dev, |
||
1016 | struct drm_file *file_priv); |
||
1017 | extern void i915_driver_postclose(struct drm_device *dev, |
||
1018 | struct drm_file *file_priv); |
||
1019 | extern int i915_driver_device_is_agp(struct drm_device * dev); |
||
1020 | extern long i915_compat_ioctl(struct file *filp, unsigned int cmd, |
||
1021 | unsigned long arg); |
||
1022 | extern int i915_emit_box(struct drm_device *dev, |
||
1023 | struct drm_clip_rect *box, |
||
1024 | int DR1, int DR4); |
||
1025 | extern int i915_reset(struct drm_device *dev, u8 flags); |
||
1026 | extern unsigned long i915_chipset_val(struct drm_i915_private *dev_priv); |
||
1027 | extern unsigned long i915_mch_val(struct drm_i915_private *dev_priv); |
||
1028 | extern unsigned long i915_gfx_val(struct drm_i915_private *dev_priv); |
||
1029 | extern void i915_update_gfx_val(struct drm_i915_private *dev_priv); |
||
1030 | |||
1031 | |||
1032 | /* i915_irq.c */ |
||
1033 | void i915_hangcheck_elapsed(unsigned long data); |
||
1034 | void i915_handle_error(struct drm_device *dev, bool wedged); |
||
1035 | extern int i915_irq_emit(struct drm_device *dev, void *data, |
||
1036 | struct drm_file *file_priv); |
||
1037 | extern int i915_irq_wait(struct drm_device *dev, void *data, |
||
1038 | struct drm_file *file_priv); |
||
1039 | |||
1040 | extern void intel_irq_init(struct drm_device *dev); |
||
1041 | |||
1042 | extern int i915_vblank_pipe_set(struct drm_device *dev, void *data, |
||
1043 | struct drm_file *file_priv); |
||
1044 | extern int i915_vblank_pipe_get(struct drm_device *dev, void *data, |
||
1045 | struct drm_file *file_priv); |
||
1046 | extern int i915_vblank_swap(struct drm_device *dev, void *data, |
||
1047 | struct drm_file *file_priv); |
||
1048 | |||
1049 | void |
||
1050 | i915_enable_pipestat(drm_i915_private_t *dev_priv, int pipe, u32 mask); |
||
1051 | |||
1052 | void |
||
1053 | i915_disable_pipestat(drm_i915_private_t *dev_priv, int pipe, u32 mask); |
||
1054 | |||
1055 | void intel_enable_asle (struct drm_device *dev); |
||
1056 | |||
1057 | #ifdef CONFIG_DEBUG_FS |
||
1058 | extern void i915_destroy_error_state(struct drm_device *dev); |
||
1059 | #else |
||
1060 | #define i915_destroy_error_state(x) |
||
1061 | #endif |
||
1062 | |||
1063 | |||
1064 | /* i915_mem.c */ |
||
1065 | extern int i915_mem_alloc(struct drm_device *dev, void *data, |
||
1066 | struct drm_file *file_priv); |
||
1067 | extern int i915_mem_free(struct drm_device *dev, void *data, |
||
1068 | struct drm_file *file_priv); |
||
1069 | extern int i915_mem_init_heap(struct drm_device *dev, void *data, |
||
1070 | struct drm_file *file_priv); |
||
1071 | extern int i915_mem_destroy_heap(struct drm_device *dev, void *data, |
||
1072 | struct drm_file *file_priv); |
||
1073 | extern void i915_mem_takedown(struct mem_block **heap); |
||
1074 | extern void i915_mem_release(struct drm_device * dev, |
||
1075 | struct drm_file *file_priv, struct mem_block *heap); |
||
1076 | /* i915_gem.c */ |
||
1077 | int i915_gem_init_ioctl(struct drm_device *dev, void *data, |
||
1078 | struct drm_file *file_priv); |
||
1079 | int i915_gem_create_ioctl(struct drm_device *dev, void *data, |
||
1080 | struct drm_file *file_priv); |
||
1081 | int i915_gem_pread_ioctl(struct drm_device *dev, void *data, |
||
1082 | struct drm_file *file_priv); |
||
1083 | int i915_gem_pwrite_ioctl(struct drm_device *dev, void *data, |
||
1084 | struct drm_file *file_priv); |
||
1085 | int i915_gem_mmap_ioctl(struct drm_device *dev, void *data, |
||
1086 | struct drm_file *file_priv); |
||
1087 | int i915_gem_mmap_gtt_ioctl(struct drm_device *dev, void *data, |
||
1088 | struct drm_file *file_priv); |
||
1089 | int i915_gem_set_domain_ioctl(struct drm_device *dev, void *data, |
||
1090 | struct drm_file *file_priv); |
||
1091 | int i915_gem_sw_finish_ioctl(struct drm_device *dev, void *data, |
||
1092 | struct drm_file *file_priv); |
||
1093 | int i915_gem_execbuffer(struct drm_device *dev, void *data, |
||
1094 | struct drm_file *file_priv); |
||
1095 | int i915_gem_execbuffer2(struct drm_device *dev, void *data, |
||
1096 | struct drm_file *file_priv); |
||
1097 | int i915_gem_pin_ioctl(struct drm_device *dev, void *data, |
||
1098 | struct drm_file *file_priv); |
||
1099 | int i915_gem_unpin_ioctl(struct drm_device *dev, void *data, |
||
1100 | struct drm_file *file_priv); |
||
1101 | int i915_gem_busy_ioctl(struct drm_device *dev, void *data, |
||
1102 | struct drm_file *file_priv); |
||
1103 | int i915_gem_throttle_ioctl(struct drm_device *dev, void *data, |
||
1104 | struct drm_file *file_priv); |
||
1105 | int i915_gem_madvise_ioctl(struct drm_device *dev, void *data, |
||
1106 | struct drm_file *file_priv); |
||
1107 | int i915_gem_entervt_ioctl(struct drm_device *dev, void *data, |
||
1108 | struct drm_file *file_priv); |
||
1109 | int i915_gem_leavevt_ioctl(struct drm_device *dev, void *data, |
||
1110 | struct drm_file *file_priv); |
||
1111 | int i915_gem_set_tiling(struct drm_device *dev, void *data, |
||
1112 | struct drm_file *file_priv); |
||
1113 | int i915_gem_get_tiling(struct drm_device *dev, void *data, |
||
1114 | struct drm_file *file_priv); |
||
1115 | int i915_gem_get_aperture_ioctl(struct drm_device *dev, void *data, |
||
1116 | struct drm_file *file_priv); |
||
1117 | void i915_gem_load(struct drm_device *dev); |
||
1118 | int i915_gem_init_object(struct drm_gem_object *obj); |
||
1119 | int __must_check i915_gem_flush_ring(struct intel_ring_buffer *ring, |
||
1120 | uint32_t invalidate_domains, |
||
1121 | uint32_t flush_domains); |
||
1122 | struct drm_i915_gem_object *i915_gem_alloc_object(struct drm_device *dev, |
||
1123 | size_t size); |
||
1124 | void i915_gem_free_object(struct drm_gem_object *obj); |
||
1125 | int __must_check i915_gem_object_pin(struct drm_i915_gem_object *obj, |
||
1126 | uint32_t alignment, |
||
1127 | bool map_and_fenceable); |
||
1128 | void i915_gem_object_unpin(struct drm_i915_gem_object *obj); |
||
1129 | int __must_check i915_gem_object_unbind(struct drm_i915_gem_object *obj); |
||
1130 | void i915_gem_release_mmap(struct drm_i915_gem_object *obj); |
||
1131 | void i915_gem_lastclose(struct drm_device *dev); |
||
1132 | |||
1133 | int __must_check i915_mutex_lock_interruptible(struct drm_device *dev); |
||
1134 | int __must_check i915_gem_object_wait_rendering(struct drm_i915_gem_object *obj); |
||
1135 | void i915_gem_object_move_to_active(struct drm_i915_gem_object *obj, |
||
1136 | struct intel_ring_buffer *ring, |
||
1137 | u32 seqno); |
||
1138 | |||
1139 | int i915_gem_dumb_create(struct drm_file *file_priv, |
||
1140 | struct drm_device *dev, |
||
1141 | struct drm_mode_create_dumb *args); |
||
1142 | int i915_gem_mmap_gtt(struct drm_file *file_priv, struct drm_device *dev, |
||
1143 | uint32_t handle, uint64_t *offset); |
||
1144 | int i915_gem_dumb_destroy(struct drm_file *file_priv, struct drm_device *dev, |
||
1145 | uint32_t handle); |
||
1146 | /** |
||
1147 | * Returns true if seq1 is later than seq2. |
||
1148 | */ |
||
2340 | Serge | 1149 | static inline bool |
1150 | i915_seqno_passed(uint32_t seq1, uint32_t seq2) |
||
1151 | { |
||
1152 | return (int32_t)(seq1 - seq2) >= 0; |
||
1153 | } |
||
2325 | Serge | 1154 | |
2332 | Serge | 1155 | static inline u32 |
1156 | i915_gem_next_request_seqno(struct intel_ring_buffer *ring) |
||
1157 | { |
||
1158 | drm_i915_private_t *dev_priv = ring->dev->dev_private; |
||
1159 | return ring->outstanding_lazy_request = dev_priv->next_seqno; |
||
1160 | } |
||
2325 | Serge | 1161 | |
2332 | Serge | 1162 | |
2325 | Serge | 1163 | void i915_gem_retire_requests(struct drm_device *dev); |
1164 | void i915_gem_reset(struct drm_device *dev); |
||
1165 | void i915_gem_clflush_object(struct drm_i915_gem_object *obj); |
||
1166 | int __must_check i915_gem_object_set_domain(struct drm_i915_gem_object *obj, |
||
1167 | uint32_t read_domains, |
||
1168 | uint32_t write_domain); |
||
1169 | int __must_check i915_gem_object_finish_gpu(struct drm_i915_gem_object *obj); |
||
1170 | int __must_check i915_gem_init_ringbuffer(struct drm_device *dev); |
||
1171 | void i915_gem_cleanup_ringbuffer(struct drm_device *dev); |
||
1172 | void i915_gem_do_init(struct drm_device *dev, |
||
1173 | unsigned long start, |
||
1174 | unsigned long mappable_end, |
||
1175 | unsigned long end); |
||
1176 | int __must_check i915_gpu_idle(struct drm_device *dev); |
||
1177 | int __must_check i915_gem_idle(struct drm_device *dev); |
||
1178 | int __must_check i915_add_request(struct intel_ring_buffer *ring, |
||
1179 | struct drm_file *file, |
||
1180 | struct drm_i915_gem_request *request); |
||
1181 | int __must_check i915_wait_request(struct intel_ring_buffer *ring, |
||
1182 | uint32_t seqno); |
||
1183 | int i915_gem_fault(struct vm_area_struct *vma, struct vm_fault *vmf); |
||
1184 | int __must_check |
||
1185 | i915_gem_object_set_to_gtt_domain(struct drm_i915_gem_object *obj, |
||
1186 | bool write); |
||
1187 | int __must_check |
||
1188 | i915_gem_object_pin_to_display_plane(struct drm_i915_gem_object *obj, |
||
1189 | u32 alignment, |
||
1190 | struct intel_ring_buffer *pipelined); |
||
1191 | int i915_gem_attach_phys_object(struct drm_device *dev, |
||
1192 | struct drm_i915_gem_object *obj, |
||
1193 | int id, |
||
1194 | int align); |
||
1195 | void i915_gem_detach_phys_object(struct drm_device *dev, |
||
1196 | struct drm_i915_gem_object *obj); |
||
1197 | void i915_gem_free_all_phys_object(struct drm_device *dev); |
||
1198 | void i915_gem_release(struct drm_device *dev, struct drm_file *file); |
||
1199 | |||
1200 | uint32_t |
||
1201 | i915_gem_get_unfenced_gtt_alignment(struct drm_device *dev, |
||
1202 | uint32_t size, |
||
1203 | int tiling_mode); |
||
1204 | |||
1205 | int i915_gem_object_set_cache_level(struct drm_i915_gem_object *obj, |
||
1206 | enum i915_cache_level cache_level); |
||
1207 | |||
1208 | /* i915_gem_gtt.c */ |
||
1209 | void i915_gem_restore_gtt_mappings(struct drm_device *dev); |
||
1210 | int __must_check i915_gem_gtt_bind_object(struct drm_i915_gem_object *obj); |
||
1211 | void i915_gem_gtt_rebind_object(struct drm_i915_gem_object *obj, |
||
1212 | enum i915_cache_level cache_level); |
||
1213 | void i915_gem_gtt_unbind_object(struct drm_i915_gem_object *obj); |
||
1214 | |||
1215 | /* i915_gem_evict.c */ |
||
1216 | int __must_check i915_gem_evict_something(struct drm_device *dev, int min_size, |
||
1217 | unsigned alignment, bool mappable); |
||
1218 | int __must_check i915_gem_evict_everything(struct drm_device *dev, |
||
1219 | bool purgeable_only); |
||
1220 | int __must_check i915_gem_evict_inactive(struct drm_device *dev, |
||
1221 | bool purgeable_only); |
||
1222 | |||
1223 | /* i915_gem_tiling.c */ |
||
1224 | void i915_gem_detect_bit_6_swizzle(struct drm_device *dev); |
||
1225 | void i915_gem_object_do_bit_17_swizzle(struct drm_i915_gem_object *obj); |
||
1226 | void i915_gem_object_save_bit_17_swizzle(struct drm_i915_gem_object *obj); |
||
1227 | |||
1228 | /* i915_gem_debug.c */ |
||
1229 | void i915_gem_dump_object(struct drm_i915_gem_object *obj, int len, |
||
1230 | const char *where, uint32_t mark); |
||
1231 | #if WATCH_LISTS |
||
1232 | int i915_verify_lists(struct drm_device *dev); |
||
1233 | #else |
||
1234 | #define i915_verify_lists(dev) 0 |
||
1235 | #endif |
||
1236 | void i915_gem_object_check_coherency(struct drm_i915_gem_object *obj, |
||
1237 | int handle); |
||
1238 | void i915_gem_dump_object(struct drm_i915_gem_object *obj, int len, |
||
1239 | const char *where, uint32_t mark); |
||
1240 | |||
1241 | /* i915_debugfs.c */ |
||
1242 | int i915_debugfs_init(struct drm_minor *minor); |
||
1243 | void i915_debugfs_cleanup(struct drm_minor *minor); |
||
1244 | |||
1245 | /* i915_suspend.c */ |
||
1246 | extern int i915_save_state(struct drm_device *dev); |
||
1247 | extern int i915_restore_state(struct drm_device *dev); |
||
1248 | |||
1249 | /* i915_suspend.c */ |
||
1250 | extern int i915_save_state(struct drm_device *dev); |
||
1251 | extern int i915_restore_state(struct drm_device *dev); |
||
1252 | |||
1253 | /* intel_i2c.c */ |
||
1254 | extern int intel_setup_gmbus(struct drm_device *dev); |
||
1255 | extern void intel_teardown_gmbus(struct drm_device *dev); |
||
1256 | extern void intel_gmbus_set_speed(struct i2c_adapter *adapter, int speed); |
||
1257 | extern void intel_gmbus_force_bit(struct i2c_adapter *adapter, bool force_bit); |
||
1258 | |||
1259 | //extern inline bool intel_gmbus_is_forced_bit(struct i2c_adapter *adapter) |
||
1260 | //{ |
||
1261 | // return container_of(adapter, struct intel_gmbus, adapter)->force_bit; |
||
1262 | //} |
||
1263 | |||
1264 | extern void intel_i2c_reset(struct drm_device *dev); |
||
1265 | |||
1266 | /* intel_opregion.c */ |
||
1267 | extern int intel_opregion_setup(struct drm_device *dev); |
||
1268 | #ifdef CONFIG_ACPI |
||
1269 | extern void intel_opregion_init(struct drm_device *dev); |
||
1270 | extern void intel_opregion_fini(struct drm_device *dev); |
||
1271 | extern void intel_opregion_asle_intr(struct drm_device *dev); |
||
1272 | extern void intel_opregion_gse_intr(struct drm_device *dev); |
||
1273 | extern void intel_opregion_enable_asle(struct drm_device *dev); |
||
1274 | #else |
||
1275 | static inline void intel_opregion_init(struct drm_device *dev) { return; } |
||
1276 | static inline void intel_opregion_fini(struct drm_device *dev) { return; } |
||
1277 | static inline void intel_opregion_asle_intr(struct drm_device *dev) { return; } |
||
1278 | static inline void intel_opregion_gse_intr(struct drm_device *dev) { return; } |
||
1279 | static inline void intel_opregion_enable_asle(struct drm_device *dev) { return; } |
||
1280 | #endif |
||
1281 | |||
1282 | /* intel_acpi.c */ |
||
1283 | #ifdef CONFIG_ACPI |
||
1284 | extern void intel_register_dsm_handler(void); |
||
1285 | extern void intel_unregister_dsm_handler(void); |
||
1286 | #else |
||
1287 | static inline void intel_register_dsm_handler(void) { return; } |
||
1288 | static inline void intel_unregister_dsm_handler(void) { return; } |
||
1289 | #endif /* CONFIG_ACPI */ |
||
1290 | |||
1291 | /* modesetting */ |
||
1292 | extern void intel_modeset_init(struct drm_device *dev); |
||
1293 | extern void intel_modeset_gem_init(struct drm_device *dev); |
||
1294 | extern void intel_modeset_cleanup(struct drm_device *dev); |
||
1295 | extern int intel_modeset_vga_set_state(struct drm_device *dev, bool state); |
||
1296 | extern bool intel_fbc_enabled(struct drm_device *dev); |
||
1297 | extern void intel_disable_fbc(struct drm_device *dev); |
||
1298 | extern bool ironlake_set_drps(struct drm_device *dev, u8 val); |
||
1299 | extern void ironlake_enable_rc6(struct drm_device *dev); |
||
1300 | extern void gen6_set_rps(struct drm_device *dev, u8 val); |
||
1301 | extern void intel_detect_pch (struct drm_device *dev); |
||
1302 | extern int intel_trans_dp_port_sel (struct drm_crtc *crtc); |
||
1303 | |||
1304 | /* overlay */ |
||
1305 | #ifdef CONFIG_DEBUG_FS |
||
1306 | extern struct intel_overlay_error_state *intel_overlay_capture_error_state(struct drm_device *dev); |
||
1307 | extern void intel_overlay_print_error_state(struct seq_file *m, struct intel_overlay_error_state *error); |
||
1308 | |||
1309 | extern struct intel_display_error_state *intel_display_capture_error_state(struct drm_device *dev); |
||
1310 | extern void intel_display_print_error_state(struct seq_file *m, |
||
1311 | struct drm_device *dev, |
||
1312 | struct intel_display_error_state *error); |
||
1313 | #endif |
||
1314 | |||
1315 | #define LP_RING(d) (&((struct drm_i915_private *)(d))->ring[RCS]) |
||
1316 | |||
1317 | #define BEGIN_LP_RING(n) \ |
||
1318 | intel_ring_begin(LP_RING(dev_priv), (n)) |
||
1319 | |||
1320 | #define OUT_RING(x) \ |
||
1321 | intel_ring_emit(LP_RING(dev_priv), x) |
||
1322 | |||
1323 | #define ADVANCE_LP_RING() \ |
||
1324 | intel_ring_advance(LP_RING(dev_priv)) |
||
1325 | |||
1326 | /** |
||
1327 | * Lock test for when it's just for synchronization of ring access. |
||
1328 | * |
||
1329 | * In that case, we don't need to do it when GEM is initialized as nobody else |
||
1330 | * has access to the ring. |
||
1331 | */ |
||
1332 | #define RING_LOCK_TEST_WITH_RETURN(dev, file) do { \ |
||
1333 | if (LP_RING(dev->dev_private)->obj == NULL) \ |
||
1334 | LOCK_TEST_WITH_RETURN(dev, file); \ |
||
1335 | } while (0) |
||
1336 | |||
1337 | /* On SNB platform, before reading ring registers forcewake bit |
||
1338 | * must be set to prevent GT core from power down and stale values being |
||
1339 | * returned. |
||
1340 | */ |
||
1341 | void gen6_gt_force_wake_get(struct drm_i915_private *dev_priv); |
||
1342 | void gen6_gt_force_wake_put(struct drm_i915_private *dev_priv); |
||
1343 | void __gen6_gt_wait_for_fifo(struct drm_i915_private *dev_priv); |
||
1344 | |||
1345 | /* We give fast paths for the really cool registers */ |
||
1346 | #define NEEDS_FORCE_WAKE(dev_priv, reg) \ |
||
1347 | (((dev_priv)->info->gen >= 6) && \ |
||
1348 | ((reg) < 0x40000) && \ |
||
1349 | ((reg) != FORCEWAKE)) |
||
1350 | |||
1351 | #define __i915_read(x, y) \ |
||
1352 | static inline u##x i915_read##x(struct drm_i915_private *dev_priv, u32 reg) { \ |
||
1353 | u##x val = 0; \ |
||
1354 | if (NEEDS_FORCE_WAKE((dev_priv), (reg))) { \ |
||
1355 | gen6_gt_force_wake_get(dev_priv); \ |
||
1356 | val = read##y(dev_priv->regs + reg); \ |
||
1357 | gen6_gt_force_wake_put(dev_priv); \ |
||
1358 | } else { \ |
||
1359 | val = read##y(dev_priv->regs + reg); \ |
||
1360 | } \ |
||
2326 | Serge | 1361 | /* trace_i915_reg_rw(false, reg, val, sizeof(val)); */\ |
2325 | Serge | 1362 | return val; \ |
1363 | } |
||
1364 | |||
1365 | __i915_read(8, b) |
||
1366 | __i915_read(16, w) |
||
1367 | __i915_read(32, l) |
||
1368 | __i915_read(64, q) |
||
1369 | #undef __i915_read |
||
1370 | |||
1371 | #define __i915_write(x, y) \ |
||
1372 | static inline void i915_write##x(struct drm_i915_private *dev_priv, u32 reg, u##x val) { \ |
||
2326 | Serge | 1373 | /* trace_i915_reg_rw(true, reg, val, sizeof(val));*/ \ |
2325 | Serge | 1374 | if (NEEDS_FORCE_WAKE((dev_priv), (reg))) { \ |
1375 | __gen6_gt_wait_for_fifo(dev_priv); \ |
||
1376 | } \ |
||
1377 | write##y(val, dev_priv->regs + reg); \ |
||
1378 | } |
||
1379 | __i915_write(8, b) |
||
1380 | __i915_write(16, w) |
||
1381 | __i915_write(32, l) |
||
1382 | __i915_write(64, q) |
||
1383 | #undef __i915_write |
||
1384 | |||
1385 | #define I915_READ8(reg) i915_read8(dev_priv, (reg)) |
||
1386 | #define I915_WRITE8(reg, val) i915_write8(dev_priv, (reg), (val)) |
||
1387 | |||
1388 | #define I915_READ16(reg) i915_read16(dev_priv, (reg)) |
||
1389 | #define I915_WRITE16(reg, val) i915_write16(dev_priv, (reg), (val)) |
||
1390 | #define I915_READ16_NOTRACE(reg) readw(dev_priv->regs + (reg)) |
||
1391 | #define I915_WRITE16_NOTRACE(reg, val) writew(val, dev_priv->regs + (reg)) |
||
1392 | |||
1393 | #define I915_READ(reg) i915_read32(dev_priv, (reg)) |
||
1394 | #define I915_WRITE(reg, val) i915_write32(dev_priv, (reg), (val)) |
||
1395 | #define I915_READ_NOTRACE(reg) readl(dev_priv->regs + (reg)) |
||
1396 | #define I915_WRITE_NOTRACE(reg, val) writel(val, dev_priv->regs + (reg)) |
||
1397 | |||
1398 | #define I915_WRITE64(reg, val) i915_write64(dev_priv, (reg), (val)) |
||
1399 | #define I915_READ64(reg) i915_read64(dev_priv, (reg)) |
||
1400 | |||
1401 | #define POSTING_READ(reg) (void)I915_READ_NOTRACE(reg) |
||
1402 | #define POSTING_READ16(reg) (void)I915_READ16_NOTRACE(reg) |
||
1403 | |||
2338 | Serge | 1404 | typedef struct |
1405 | { |
||
1406 | int width; |
||
1407 | int height; |
||
1408 | int bpp; |
||
1409 | int freq; |
||
1410 | }videomode_t; |
||
2325 | Serge | 1411 | |
1412 | #endif>1) |