Details | Last modification | View Log | RSS feed
| Rev | Author | Line No. | Line |
|---|---|---|---|
| 5361 | serge | 1 | /* |
| 2 | * All Video Processing kernels |
||
| 3 | * Copyright © <2010>, Intel Corporation. |
||
| 4 | * |
||
| 5 | * This program is licensed under the terms and conditions of the |
||
| 6 | * Eclipse Public License (EPL), version 1.0. The full text of the EPL is at |
||
| 7 | * http://www.opensource.org/licenses/eclipse-1.0.php. |
||
| 8 | * |
||
| 9 | */ |
||
| 10 | |||
| 11 | // Module name: AVS_IEF.inc |
||
| 12 | |||
| 13 | #ifndef _AVS_INF_INC_ |
||
| 14 | #define _AVS_INF_INC_ |
||
| 15 | |||
| 16 | #include "undefall.inc" //Undefine the SRC and DEST sysmbols |
||
| 17 | |||
| 18 | // Message Header |
||
| 19 | // m0.7 31:0 Debug |
||
| 20 | // m0.6 31:0 Debug |
||
| 21 | // m0.5 31:0 Ignored |
||
| 22 | // m0.4 31:0 Ignored |
||
| 23 | // m0.3 31:0 Ignored |
||
| 24 | // m0.2 31:16 Ignored |
||
| 25 | // 15 Alpha Write Channel Mask enable=0, disable=1 |
||
| 26 | // 14 Blue Write Channel Mask (V) |
||
| 27 | // 13 Green Write Channel Mask (Y) |
||
| 28 | // 12 Red Write Channel Mask (U) |
||
| 29 | // 11:0 Ignored |
||
| 30 | // m0.1 Ignored |
||
| 31 | // m0.0 Ignored |
||
| 32 | |||
| 33 | #define mAVS_8x8_HDR m0 // Message Header |
||
| 34 | #define mAVS_PAYLOAD m1 // Message Payload Header |
||
| 35 | |||
| 36 | #define mAVS_8x8_HDR_2 m2 // Message Header |
||
| 37 | #define mAVS_PAYLOAD_2 m3 // Message Payload Header |
||
| 38 | |||
| 39 | #define mAVS_8x8_HDR_UV m2 // Message Header |
||
| 40 | #define mAVS_PAYLOAD_UV m3 // Message Payload Header |
||
| 41 | |||
| 42 | #define rAVS_8x8_HDR rMSGSRC // Mirror of Message Header |
||
| 43 | #define rAVS_PAYLOAD r9 // Mirror of Message Payload Header |
||
| 44 | |||
| 45 | // AVS payload |
||
| 46 | // m1.7 Ignored |
||
| 47 | // m1.6 Pixel 0 V Address ---> ORIY (Y0) |
||
| 48 | // m1.5 Delta V ---> Step Y |
||
| 49 | // m1.4 Ignored |
||
| 50 | // m1.3 Ignored |
||
| 51 | // m1.2 Pixel 0 U Address ---> ORIX (X0) |
||
| 52 | // m1.1 U 2nd Derivative ---> NLAS dx |
||
| 53 | // m1.0 Delta U ---> Step X |
||
| 54 | |||
| 55 | // Sampler Message Descriptor |
||
| 56 | // 31:29 Reserved 000 |
||
| 57 | // 28:25 Message length 0010 |
||
| 58 | // 24:20 Response length xxxxx ---> 4GRFs for each enabled channel |
||
| 59 | // 19 Header Present 1 |
||
| 60 | // 18 MBZ 0 |
||
| 61 | // 17:16 SIMD Mode 11 ---> SIMD64 |
||
| 62 | // 15:12 Message Type 0011 ---> sample_8x8 |
||
| 63 | // 11:8 Sampler Index xxxx |
||
| 64 | // 7:0 Binding Table Index xxxxxxxx |
||
| 65 | #define nAVS_MSG_DSC_1CH 0x044BB000 |
||
| 66 | #define nAVS_MSG_DSC_2CH 0x048BB000 |
||
| 67 | #define nAVS_MSG_DSC_3CH 0x04CBB000 |
||
| 68 | #define nAVS_MSG_DSC_4CH 0x050BB000 |
||
| 69 | |||
| 70 | #define nAVS_RED_CHANNEL_ONLY 0x0000E000 // Enable Red channel only |
||
| 71 | #define nAVS_GREEN_CHANNEL_ONLY 0x0000D000 // Enable Green channel only |
||
| 72 | #define nAVS_RED_BLUE_CHANNELS 0x0000A000 // Enable Red and Blue channels |
||
| 73 | #define nAVS_RGB_CHANNELS 0x00008000 // Enable RGB(YUV) channels |
||
| 74 | #define nAVS_ALL_CHANNELS 0x00000000 // Enable all channels (ARGB\AYUV) |
||
| 75 | |||
| 76 | |||
| 77 | |||
| 78 | .declare ubAVS_RESPONSE Base=REG(r,nTEMP8) ElementSize=1 SrcRegion=REGION(16,1) Type=ub |
||
| 79 | .declare uwAVS_RESPONSE Base=REG(r,nTEMP8) ElementSize=2 SrcRegion=REGION(16,1) Type=uw |
||
| 80 | |||
| 81 | .declare ubAVS_RESPONSE_2 Base=REG(r,nTEMP24) ElementSize=1 SrcRegion=REGION(16,1) Type=ub |
||
| 82 | .declare uwAVS_RESPONSE_2 Base=REG(r,nTEMP24) ElementSize=2 SrcRegion=REGION(16,1) Type=uw |
||
| 83 | |||
| 84 | |||
| 85 | #if (nSRC_REGION==nREGION_2) |
||
| 86 | #define uwDEST_Y uwBOT_Y |
||
| 87 | #define uwDEST_U uwBOT_U |
||
| 88 | #define uwDEST_V uwBOT_V |
||
| 89 | |||
| 90 | #define ubDEST_Y ubBOT_Y |
||
| 91 | |||
| 92 | #undef nSRC_REGION |
||
| 93 | #define nSRC_REGION nREGION_2 |
||
| 94 | |||
| 95 | #else //(nSRC_REGION==nREGION_1) |
||
| 96 | #define uwDEST_Y uwTOP_Y |
||
| 97 | #define uwDEST_U uwTOP_U |
||
| 98 | #define uwDEST_V uwTOP_V |
||
| 99 | |||
| 100 | #define ubDEST_Y ubTOP_Y |
||
| 101 | |||
| 102 | #undef nSRC_REGION |
||
| 103 | #define nSRC_REGION nREGION_1 |
||
| 104 | |||
| 105 | #endif |
||
| 106 | |||
| 107 | |||
| 108 | #endif //_AVS_INF_INC_ |