Rev 3031 | Rev 3243 | Go to most recent revision | Details | Compare with Previous | Last modification | View Log | RSS feed
Rev | Author | Line No. | Line |
---|---|---|---|
2330 | Serge | 1 | /* |
2 | * Copyright © 2006-2010 Intel Corporation |
||
3 | * Copyright (c) 2006 Dave Airlie |
||
4 | * |
||
5 | * Permission is hereby granted, free of charge, to any person obtaining a |
||
6 | * copy of this software and associated documentation files (the "Software"), |
||
7 | * to deal in the Software without restriction, including without limitation |
||
8 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, |
||
9 | * and/or sell copies of the Software, and to permit persons to whom the |
||
10 | * Software is furnished to do so, subject to the following conditions: |
||
11 | * |
||
12 | * The above copyright notice and this permission notice (including the next |
||
13 | * paragraph) shall be included in all copies or substantial portions of the |
||
14 | * Software. |
||
15 | * |
||
16 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR |
||
17 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, |
||
18 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL |
||
19 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER |
||
20 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING |
||
21 | * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER |
||
22 | * DEALINGS IN THE SOFTWARE. |
||
23 | * |
||
24 | * Authors: |
||
25 | * Eric Anholt |
||
26 | * Dave Airlie |
||
27 | * Jesse Barnes |
||
28 | * Chris Wilson |
||
29 | */ |
||
30 | |||
3031 | serge | 31 | #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt |
32 | |||
33 | #include |
||
2330 | Serge | 34 | #include "intel_drv.h" |
35 | |||
36 | #define PCI_LBPC 0xf4 /* legacy/combination backlight modes */ |
||
37 | |||
38 | void |
||
39 | intel_fixed_panel_mode(struct drm_display_mode *fixed_mode, |
||
40 | struct drm_display_mode *adjusted_mode) |
||
41 | { |
||
42 | adjusted_mode->hdisplay = fixed_mode->hdisplay; |
||
43 | adjusted_mode->hsync_start = fixed_mode->hsync_start; |
||
44 | adjusted_mode->hsync_end = fixed_mode->hsync_end; |
||
45 | adjusted_mode->htotal = fixed_mode->htotal; |
||
46 | |||
47 | adjusted_mode->vdisplay = fixed_mode->vdisplay; |
||
48 | adjusted_mode->vsync_start = fixed_mode->vsync_start; |
||
49 | adjusted_mode->vsync_end = fixed_mode->vsync_end; |
||
50 | adjusted_mode->vtotal = fixed_mode->vtotal; |
||
51 | |||
52 | adjusted_mode->clock = fixed_mode->clock; |
||
53 | } |
||
54 | |||
55 | /* adjusted_mode has been preset to be the panel's fixed mode */ |
||
56 | void |
||
57 | intel_pch_panel_fitting(struct drm_device *dev, |
||
58 | int fitting_mode, |
||
3031 | serge | 59 | const struct drm_display_mode *mode, |
2330 | Serge | 60 | struct drm_display_mode *adjusted_mode) |
61 | { |
||
62 | struct drm_i915_private *dev_priv = dev->dev_private; |
||
63 | int x, y, width, height; |
||
64 | |||
65 | x = y = width = height = 0; |
||
66 | |||
67 | /* Native modes don't need fitting */ |
||
68 | if (adjusted_mode->hdisplay == mode->hdisplay && |
||
69 | adjusted_mode->vdisplay == mode->vdisplay) |
||
70 | goto done; |
||
71 | |||
72 | switch (fitting_mode) { |
||
73 | case DRM_MODE_SCALE_CENTER: |
||
74 | width = mode->hdisplay; |
||
75 | height = mode->vdisplay; |
||
76 | x = (adjusted_mode->hdisplay - width + 1)/2; |
||
77 | y = (adjusted_mode->vdisplay - height + 1)/2; |
||
78 | break; |
||
79 | |||
80 | case DRM_MODE_SCALE_ASPECT: |
||
81 | /* Scale but preserve the aspect ratio */ |
||
82 | { |
||
83 | u32 scaled_width = adjusted_mode->hdisplay * mode->vdisplay; |
||
84 | u32 scaled_height = mode->hdisplay * adjusted_mode->vdisplay; |
||
85 | if (scaled_width > scaled_height) { /* pillar */ |
||
86 | width = scaled_height / mode->vdisplay; |
||
87 | if (width & 1) |
||
88 | width++; |
||
89 | x = (adjusted_mode->hdisplay - width + 1) / 2; |
||
90 | y = 0; |
||
91 | height = adjusted_mode->vdisplay; |
||
92 | } else if (scaled_width < scaled_height) { /* letter */ |
||
93 | height = scaled_width / mode->hdisplay; |
||
94 | if (height & 1) |
||
95 | height++; |
||
96 | y = (adjusted_mode->vdisplay - height + 1) / 2; |
||
97 | x = 0; |
||
98 | width = adjusted_mode->hdisplay; |
||
99 | } else { |
||
100 | x = y = 0; |
||
101 | width = adjusted_mode->hdisplay; |
||
102 | height = adjusted_mode->vdisplay; |
||
103 | } |
||
104 | } |
||
105 | break; |
||
106 | |||
107 | default: |
||
108 | case DRM_MODE_SCALE_FULLSCREEN: |
||
109 | x = y = 0; |
||
110 | width = adjusted_mode->hdisplay; |
||
111 | height = adjusted_mode->vdisplay; |
||
112 | break; |
||
113 | } |
||
114 | |||
115 | done: |
||
116 | dev_priv->pch_pf_pos = (x << 16) | y; |
||
117 | dev_priv->pch_pf_size = (width << 16) | height; |
||
118 | } |
||
119 | |||
120 | static int is_backlight_combination_mode(struct drm_device *dev) |
||
121 | { |
||
122 | struct drm_i915_private *dev_priv = dev->dev_private; |
||
123 | |||
124 | if (INTEL_INFO(dev)->gen >= 4) |
||
125 | return I915_READ(BLC_PWM_CTL2) & BLM_COMBINATION_MODE; |
||
126 | |||
127 | if (IS_GEN2(dev)) |
||
128 | return I915_READ(BLC_PWM_CTL) & BLM_LEGACY_MODE; |
||
129 | |||
130 | return 0; |
||
131 | } |
||
132 | |||
133 | static u32 i915_read_blc_pwm_ctl(struct drm_i915_private *dev_priv) |
||
134 | { |
||
135 | u32 val; |
||
136 | |||
137 | /* Restore the CTL value if it lost, e.g. GPU reset */ |
||
138 | |||
139 | if (HAS_PCH_SPLIT(dev_priv->dev)) { |
||
140 | val = I915_READ(BLC_PWM_PCH_CTL2); |
||
141 | if (dev_priv->saveBLC_PWM_CTL2 == 0) { |
||
142 | dev_priv->saveBLC_PWM_CTL2 = val; |
||
143 | } else if (val == 0) { |
||
144 | I915_WRITE(BLC_PWM_PCH_CTL2, |
||
3031 | serge | 145 | dev_priv->saveBLC_PWM_CTL2); |
146 | val = dev_priv->saveBLC_PWM_CTL2; |
||
2330 | Serge | 147 | } |
148 | } else { |
||
149 | val = I915_READ(BLC_PWM_CTL); |
||
150 | if (dev_priv->saveBLC_PWM_CTL == 0) { |
||
151 | dev_priv->saveBLC_PWM_CTL = val; |
||
152 | dev_priv->saveBLC_PWM_CTL2 = I915_READ(BLC_PWM_CTL2); |
||
153 | } else if (val == 0) { |
||
154 | I915_WRITE(BLC_PWM_CTL, |
||
155 | dev_priv->saveBLC_PWM_CTL); |
||
156 | I915_WRITE(BLC_PWM_CTL2, |
||
157 | dev_priv->saveBLC_PWM_CTL2); |
||
158 | val = dev_priv->saveBLC_PWM_CTL; |
||
159 | } |
||
160 | } |
||
161 | |||
162 | return val; |
||
163 | } |
||
164 | |||
3031 | serge | 165 | static u32 _intel_panel_get_max_backlight(struct drm_device *dev) |
2330 | Serge | 166 | { |
167 | struct drm_i915_private *dev_priv = dev->dev_private; |
||
168 | u32 max; |
||
169 | |||
170 | max = i915_read_blc_pwm_ctl(dev_priv); |
||
171 | |||
172 | if (HAS_PCH_SPLIT(dev)) { |
||
173 | max >>= 16; |
||
174 | } else { |
||
2342 | Serge | 175 | if (INTEL_INFO(dev)->gen < 4) |
2330 | Serge | 176 | max >>= 17; |
2342 | Serge | 177 | else |
2330 | Serge | 178 | max >>= 16; |
179 | |||
180 | if (is_backlight_combination_mode(dev)) |
||
181 | max *= 0xff; |
||
182 | } |
||
183 | |||
3031 | serge | 184 | return max; |
185 | } |
||
186 | |||
187 | u32 intel_panel_get_max_backlight(struct drm_device *dev) |
||
188 | { |
||
189 | u32 max; |
||
190 | |||
191 | max = _intel_panel_get_max_backlight(dev); |
||
192 | if (max == 0) { |
||
193 | /* XXX add code here to query mode clock or hardware clock |
||
194 | * and program max PWM appropriately. |
||
195 | */ |
||
196 | printk("fixme: max PWM is zero\n"); |
||
197 | return 1; |
||
198 | } |
||
199 | |||
2330 | Serge | 200 | DRM_DEBUG_DRIVER("max backlight PWM = %d\n", max); |
201 | return max; |
||
202 | } |
||
203 | |||
3031 | serge | 204 | static int i915_panel_invert_brightness; |
205 | MODULE_PARM_DESC(invert_brightness, "Invert backlight brightness " |
||
206 | "(-1 force normal, 0 machine defaults, 1 force inversion), please " |
||
207 | "report PCI device ID, subsystem vendor and subsystem device ID " |
||
208 | "to dri-devel@lists.freedesktop.org, if your machine needs it. " |
||
209 | "It will then be included in an upcoming module version."); |
||
210 | module_param_named(invert_brightness, i915_panel_invert_brightness, int, 0600); |
||
211 | static u32 intel_panel_compute_brightness(struct drm_device *dev, u32 val) |
||
2330 | Serge | 212 | { |
213 | struct drm_i915_private *dev_priv = dev->dev_private; |
||
3031 | serge | 214 | |
215 | if (i915_panel_invert_brightness < 0) |
||
216 | return val; |
||
217 | |||
218 | if (i915_panel_invert_brightness > 0 || |
||
219 | dev_priv->quirks & QUIRK_INVERT_BRIGHTNESS) |
||
220 | return intel_panel_get_max_backlight(dev) - val; |
||
221 | |||
222 | return val; |
||
223 | } |
||
224 | |||
225 | static u32 intel_panel_get_backlight(struct drm_device *dev) |
||
226 | { |
||
227 | struct drm_i915_private *dev_priv = dev->dev_private; |
||
2330 | Serge | 228 | u32 val; |
229 | |||
230 | if (HAS_PCH_SPLIT(dev)) { |
||
231 | val = I915_READ(BLC_PWM_CPU_CTL) & BACKLIGHT_DUTY_CYCLE_MASK; |
||
232 | } else { |
||
233 | val = I915_READ(BLC_PWM_CTL) & BACKLIGHT_DUTY_CYCLE_MASK; |
||
2342 | Serge | 234 | if (INTEL_INFO(dev)->gen < 4) |
2330 | Serge | 235 | val >>= 1; |
236 | |||
2342 | Serge | 237 | if (is_backlight_combination_mode(dev)) { |
2330 | Serge | 238 | u8 lbpc; |
239 | |||
240 | pci_read_config_byte(dev->pdev, PCI_LBPC, &lbpc); |
||
241 | val *= lbpc; |
||
242 | } |
||
243 | } |
||
244 | |||
3031 | serge | 245 | val = intel_panel_compute_brightness(dev, val); |
2330 | Serge | 246 | DRM_DEBUG_DRIVER("get backlight PWM = %d\n", val); |
247 | return val; |
||
248 | } |
||
249 | |||
250 | static void intel_pch_panel_set_backlight(struct drm_device *dev, u32 level) |
||
251 | { |
||
252 | struct drm_i915_private *dev_priv = dev->dev_private; |
||
253 | u32 val = I915_READ(BLC_PWM_CPU_CTL) & ~BACKLIGHT_DUTY_CYCLE_MASK; |
||
254 | I915_WRITE(BLC_PWM_CPU_CTL, val | level); |
||
255 | } |
||
256 | |||
2342 | Serge | 257 | static void intel_panel_actually_set_backlight(struct drm_device *dev, u32 level) |
2330 | Serge | 258 | { |
259 | struct drm_i915_private *dev_priv = dev->dev_private; |
||
260 | u32 tmp; |
||
261 | |||
262 | DRM_DEBUG_DRIVER("set backlight PWM = %d\n", level); |
||
3031 | serge | 263 | level = intel_panel_compute_brightness(dev, level); |
2330 | Serge | 264 | |
265 | if (HAS_PCH_SPLIT(dev)) |
||
266 | return intel_pch_panel_set_backlight(dev, level); |
||
267 | |||
2342 | Serge | 268 | if (is_backlight_combination_mode(dev)) { |
2330 | Serge | 269 | u32 max = intel_panel_get_max_backlight(dev); |
270 | u8 lbpc; |
||
271 | |||
272 | lbpc = level * 0xfe / max + 1; |
||
273 | level /= lbpc; |
||
274 | pci_write_config_byte(dev->pdev, PCI_LBPC, lbpc); |
||
275 | } |
||
276 | |||
277 | tmp = I915_READ(BLC_PWM_CTL); |
||
3031 | serge | 278 | if (INTEL_INFO(dev)->gen < 4) |
2330 | Serge | 279 | level <<= 1; |
280 | tmp &= ~BACKLIGHT_DUTY_CYCLE_MASK; |
||
281 | I915_WRITE(BLC_PWM_CTL, tmp | level); |
||
282 | } |
||
283 | |||
2342 | Serge | 284 | void intel_panel_set_backlight(struct drm_device *dev, u32 level) |
285 | { |
||
286 | struct drm_i915_private *dev_priv = dev->dev_private; |
||
287 | |||
288 | dev_priv->backlight_level = level; |
||
289 | if (dev_priv->backlight_enabled) |
||
290 | intel_panel_actually_set_backlight(dev, level); |
||
291 | } |
||
292 | |||
2330 | Serge | 293 | void intel_panel_disable_backlight(struct drm_device *dev) |
294 | { |
||
295 | struct drm_i915_private *dev_priv = dev->dev_private; |
||
296 | |||
297 | dev_priv->backlight_enabled = false; |
||
2342 | Serge | 298 | intel_panel_actually_set_backlight(dev, 0); |
3031 | serge | 299 | |
300 | if (INTEL_INFO(dev)->gen >= 4) { |
||
301 | uint32_t reg, tmp; |
||
302 | |||
303 | reg = HAS_PCH_SPLIT(dev) ? BLC_PWM_CPU_CTL2 : BLC_PWM_CTL2; |
||
304 | |||
305 | I915_WRITE(reg, I915_READ(reg) & ~BLM_PWM_ENABLE); |
||
306 | |||
307 | if (HAS_PCH_SPLIT(dev)) { |
||
308 | tmp = I915_READ(BLC_PWM_PCH_CTL1); |
||
309 | tmp &= ~BLM_PCH_PWM_ENABLE; |
||
310 | I915_WRITE(BLC_PWM_PCH_CTL1, tmp); |
||
311 | } |
||
312 | } |
||
2330 | Serge | 313 | } |
314 | |||
3031 | serge | 315 | void intel_panel_enable_backlight(struct drm_device *dev, |
316 | enum pipe pipe) |
||
2330 | Serge | 317 | { |
318 | struct drm_i915_private *dev_priv = dev->dev_private; |
||
319 | |||
320 | if (dev_priv->backlight_level == 0) |
||
321 | dev_priv->backlight_level = intel_panel_get_max_backlight(dev); |
||
322 | |||
3031 | serge | 323 | if (INTEL_INFO(dev)->gen >= 4) { |
324 | uint32_t reg, tmp; |
||
325 | |||
326 | reg = HAS_PCH_SPLIT(dev) ? BLC_PWM_CPU_CTL2 : BLC_PWM_CTL2; |
||
327 | |||
328 | |||
329 | tmp = I915_READ(reg); |
||
330 | |||
331 | /* Note that this can also get called through dpms changes. And |
||
332 | * we don't track the backlight dpms state, hence check whether |
||
333 | * we have to do anything first. */ |
||
334 | if (tmp & BLM_PWM_ENABLE) |
||
335 | goto set_level; |
||
336 | |||
337 | if (dev_priv->num_pipe == 3) |
||
338 | tmp &= ~BLM_PIPE_SELECT_IVB; |
||
339 | else |
||
340 | tmp &= ~BLM_PIPE_SELECT; |
||
341 | |||
342 | tmp |= BLM_PIPE(pipe); |
||
343 | tmp &= ~BLM_PWM_ENABLE; |
||
344 | |||
345 | I915_WRITE(reg, tmp); |
||
346 | POSTING_READ(reg); |
||
347 | I915_WRITE(reg, tmp | BLM_PWM_ENABLE); |
||
348 | |||
349 | if (HAS_PCH_SPLIT(dev)) { |
||
350 | tmp = I915_READ(BLC_PWM_PCH_CTL1); |
||
351 | tmp |= BLM_PCH_PWM_ENABLE; |
||
352 | tmp &= ~BLM_PCH_OVERRIDE_ENABLE; |
||
353 | I915_WRITE(BLC_PWM_PCH_CTL1, tmp); |
||
354 | } |
||
355 | } |
||
356 | |||
357 | set_level: |
||
358 | /* Call below after setting BLC_PWM_CPU_CTL2 and BLC_PWM_PCH_CTL1. |
||
359 | * BLC_PWM_CPU_CTL may be cleared to zero automatically when these |
||
360 | * registers are set. |
||
361 | */ |
||
2330 | Serge | 362 | dev_priv->backlight_enabled = true; |
2342 | Serge | 363 | intel_panel_actually_set_backlight(dev, dev_priv->backlight_level); |
2330 | Serge | 364 | } |
365 | |||
366 | static void intel_panel_init_backlight(struct drm_device *dev) |
||
367 | { |
||
368 | struct drm_i915_private *dev_priv = dev->dev_private; |
||
369 | |||
370 | dev_priv->backlight_level = intel_panel_get_backlight(dev); |
||
371 | dev_priv->backlight_enabled = dev_priv->backlight_level != 0; |
||
372 | } |
||
373 | |||
374 | enum drm_connector_status |
||
375 | intel_panel_detect(struct drm_device *dev) |
||
376 | { |
||
377 | #if 0 |
||
378 | struct drm_i915_private *dev_priv = dev->dev_private; |
||
379 | #endif |
||
380 | |||
381 | if (i915_panel_ignore_lid) |
||
382 | return i915_panel_ignore_lid > 0 ? |
||
383 | connector_status_connected : |
||
384 | connector_status_disconnected; |
||
385 | |||
386 | /* opregion lid state on HP 2540p is wrong at boot up, |
||
387 | * appears to be either the BIOS or Linux ACPI fault */ |
||
388 | #if 0 |
||
389 | /* Assume that the BIOS does not lie through the OpRegion... */ |
||
390 | if (dev_priv->opregion.lid_state) |
||
391 | return ioread32(dev_priv->opregion.lid_state) & 0x1 ? |
||
392 | connector_status_connected : |
||
393 | connector_status_disconnected; |
||
394 | #endif |
||
395 | |||
396 | return connector_status_unknown; |
||
397 | } |
||
398 | |||
399 | #ifdef CONFIG_BACKLIGHT_CLASS_DEVICE |
||
400 | static int intel_panel_update_status(struct backlight_device *bd) |
||
401 | { |
||
402 | struct drm_device *dev = bl_get_data(bd); |
||
403 | intel_panel_set_backlight(dev, bd->props.brightness); |
||
404 | return 0; |
||
405 | } |
||
406 | |||
407 | static int intel_panel_get_brightness(struct backlight_device *bd) |
||
408 | { |
||
409 | struct drm_device *dev = bl_get_data(bd); |
||
2342 | Serge | 410 | struct drm_i915_private *dev_priv = dev->dev_private; |
411 | return dev_priv->backlight_level; |
||
2330 | Serge | 412 | } |
413 | |||
414 | static const struct backlight_ops intel_panel_bl_ops = { |
||
415 | .update_status = intel_panel_update_status, |
||
416 | .get_brightness = intel_panel_get_brightness, |
||
417 | }; |
||
418 | |||
419 | int intel_panel_setup_backlight(struct drm_device *dev) |
||
420 | { |
||
421 | struct drm_i915_private *dev_priv = dev->dev_private; |
||
422 | struct backlight_properties props; |
||
423 | struct drm_connector *connector; |
||
424 | |||
425 | intel_panel_init_backlight(dev); |
||
426 | |||
427 | if (dev_priv->int_lvds_connector) |
||
428 | connector = dev_priv->int_lvds_connector; |
||
429 | else if (dev_priv->int_edp_connector) |
||
430 | connector = dev_priv->int_edp_connector; |
||
431 | else |
||
432 | return -ENODEV; |
||
433 | |||
3031 | serge | 434 | memset(&props, 0, sizeof(props)); |
2330 | Serge | 435 | props.type = BACKLIGHT_RAW; |
3031 | serge | 436 | props.max_brightness = _intel_panel_get_max_backlight(dev); |
437 | if (props.max_brightness == 0) { |
||
438 | DRM_DEBUG_DRIVER("Failed to get maximum backlight value\n"); |
||
439 | return -ENODEV; |
||
440 | } |
||
2330 | Serge | 441 | dev_priv->backlight = |
442 | backlight_device_register("intel_backlight", |
||
443 | &connector->kdev, dev, |
||
444 | &intel_panel_bl_ops, &props); |
||
445 | |||
446 | if (IS_ERR(dev_priv->backlight)) { |
||
447 | DRM_ERROR("Failed to register backlight: %ld\n", |
||
448 | PTR_ERR(dev_priv->backlight)); |
||
449 | dev_priv->backlight = NULL; |
||
450 | return -ENODEV; |
||
451 | } |
||
452 | dev_priv->backlight->props.brightness = intel_panel_get_backlight(dev); |
||
453 | return 0; |
||
454 | } |
||
455 | |||
456 | void intel_panel_destroy_backlight(struct drm_device *dev) |
||
457 | { |
||
458 | struct drm_i915_private *dev_priv = dev->dev_private; |
||
459 | if (dev_priv->backlight) |
||
460 | backlight_device_unregister(dev_priv->backlight); |
||
461 | } |
||
462 | #else |
||
463 | int intel_panel_setup_backlight(struct drm_device *dev) |
||
464 | { |
||
465 | intel_panel_init_backlight(dev); |
||
466 | return 0; |
||
467 | } |
||
468 | |||
469 | void intel_panel_destroy_backlight(struct drm_device *dev) |
||
470 | { |
||
471 | return; |
||
472 | } |
||
473 | #endif=><=>>>>>><>><>> |