Subversion Repositories Kolibri OS

Rev

Details | Last modification | View Log | RSS feed

Rev Author Line No. Line
5563 serge 1
/**************************************************************************
2
 *
3
 * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas.
4
 * All Rights Reserved.
5
 *
6
 * Permission is hereby granted, free of charge, to any person obtaining a
7
 * copy of this software and associated documentation files (the
8
 * "Software"), to deal in the Software without restriction, including
9
 * without limitation the rights to use, copy, modify, merge, publish,
10
 * distribute, sub license, and/or sell copies of the Software, and to
11
 * permit persons to whom the Software is furnished to do so, subject to
12
 * the following conditions:
13
 *
14
 * The above copyright notice and this permission notice (including the
15
 * next paragraph) shall be included in all copies or substantial portions
16
 * of the Software.
17
 *
18
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
19
 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
20
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
21
 * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR
22
 * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
23
 * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
24
 * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
25
 *
26
 **************************************************************************/
27
 
28
#define CMD_MI				(0x0 << 29)
29
#define CMD_2D				(0x2 << 29)
30
#define CMD_3D				(0x3 << 29)
31
 
32
#define MI_NOOP				(CMD_MI | 0)
33
 
34
#define MI_BATCH_BUFFER_END		(CMD_MI | 0xA << 23)
35
 
36
#define MI_FLUSH			(CMD_MI | (4 << 23))
37
#define FLUSH_MAP_CACHE				(1 << 0)
38
#define INHIBIT_FLUSH_RENDER_CACHE		(1 << 2)
39
 
40
#define MI_LOAD_REGISTER_IMM		(CMD_MI | (0x22 << 23))
41
 
42
#define MI_FLUSH_DW			(CMD_MI | (0x26 << 23) | 2)
43
 
44
#define MI_STORE_REGISTER_MEM		(CMD_MI | (0x24 << 23))
45
# define MI_STORE_REGISTER_MEM_USE_GGTT		(1 << 22)
46
 
47
/** @{
48
 *
49
 * PIPE_CONTROL operation, a combination MI_FLUSH and register write with
50
 * additional flushing control.
51
 */
52
#define _3DSTATE_PIPE_CONTROL		(CMD_3D | (3 << 27) | (2 << 24))
53
#define PIPE_CONTROL_CS_STALL		(1 << 20)
54
#define PIPE_CONTROL_GLOBAL_SNAPSHOT_COUNT_RESET	(1 << 19)
55
#define PIPE_CONTROL_TLB_INVALIDATE	(1 << 18)
56
#define PIPE_CONTROL_SYNC_GFDT		(1 << 17)
57
#define PIPE_CONTROL_MEDIA_STATE_CLEAR	(1 << 16)
58
#define PIPE_CONTROL_NO_WRITE		(0 << 14)
59
#define PIPE_CONTROL_WRITE_IMMEDIATE	(1 << 14)
60
#define PIPE_CONTROL_WRITE_DEPTH_COUNT	(2 << 14)
61
#define PIPE_CONTROL_WRITE_TIMESTAMP	(3 << 14)
62
#define PIPE_CONTROL_DEPTH_STALL	(1 << 13)
63
#define PIPE_CONTROL_WRITE_FLUSH	(1 << 12)
64
#define PIPE_CONTROL_INSTRUCTION_FLUSH	(1 << 11)
65
#define PIPE_CONTROL_TC_FLUSH		(1 << 10) /* GM45+ only */
66
#define PIPE_CONTROL_ISP_DIS		(1 << 9)
67
#define PIPE_CONTROL_INTERRUPT_ENABLE	(1 << 8)
68
/* GT */
69
#define PIPE_CONTROL_VF_CACHE_INVALIDATE	(1 << 4)
70
#define PIPE_CONTROL_CONST_CACHE_INVALIDATE	(1 << 3)
71
#define PIPE_CONTROL_STATE_CACHE_INVALIDATE	(1 << 2)
72
#define PIPE_CONTROL_STALL_AT_SCOREBOARD	(1 << 1)
73
#define PIPE_CONTROL_DEPTH_CACHE_FLUSH		(1 << 0)
74
#define PIPE_CONTROL_PPGTT_WRITE	(0 << 2)
75
#define PIPE_CONTROL_GLOBAL_GTT_WRITE	(1 << 2)
76
 
77
/** @} */
78
 
79
#define XY_SETUP_BLT_CMD		(CMD_2D | (0x01 << 22))
80
 
81
#define XY_COLOR_BLT_CMD		(CMD_2D | (0x50 << 22))
82
 
83
#define XY_SRC_COPY_BLT_CMD             (CMD_2D | (0x53 << 22))
84
 
85
#define XY_TEXT_IMMEDIATE_BLIT_CMD	(CMD_2D | (0x31 << 22))
86
# define XY_TEXT_BYTE_PACKED		(1 << 16)
87
 
88
/* BR00 */
89
#define XY_BLT_WRITE_ALPHA	(1 << 21)
90
#define XY_BLT_WRITE_RGB	(1 << 20)
91
#define XY_SRC_TILED		(1 << 15)
92
#define XY_DST_TILED		(1 << 11)
93
 
94
/* BR13 */
95
#define BR13_8			(0x0 << 24)
96
#define BR13_565		(0x1 << 24)
97
#define BR13_8888		(0x3 << 24)
98
 
99
/* Pipeline Statistics Counter Registers */
100
#define IA_VERTICES_COUNT               0x2310
101
#define IA_PRIMITIVES_COUNT             0x2318
102
#define VS_INVOCATION_COUNT             0x2320
103
#define HS_INVOCATION_COUNT             0x2300
104
#define DS_INVOCATION_COUNT             0x2308
105
#define GS_INVOCATION_COUNT             0x2328
106
#define GS_PRIMITIVES_COUNT             0x2330
107
#define CL_INVOCATION_COUNT             0x2338
108
#define CL_PRIMITIVES_COUNT             0x2340
109
#define PS_INVOCATION_COUNT             0x2348
110
#define PS_DEPTH_COUNT                  0x2350
111
 
112
#define SO_NUM_PRIM_STORAGE_NEEDED	0x2280
113
#define SO_PRIM_STORAGE_NEEDED0_IVB	0x5240
114
#define SO_PRIM_STORAGE_NEEDED1_IVB	0x5248
115
#define SO_PRIM_STORAGE_NEEDED2_IVB	0x5250
116
#define SO_PRIM_STORAGE_NEEDED3_IVB	0x5258
117
 
118
#define SO_NUM_PRIMS_WRITTEN		0x2288
119
#define SO_NUM_PRIMS_WRITTEN0_IVB	0x5200
120
#define SO_NUM_PRIMS_WRITTEN1_IVB	0x5208
121
#define SO_NUM_PRIMS_WRITTEN2_IVB	0x5210
122
#define SO_NUM_PRIMS_WRITTEN3_IVB	0x5218
123
 
124
#define GEN7_SO_WRITE_OFFSET(n)         (0x5280 + (n) * 4)
125
 
126
#define TIMESTAMP                       0x2358
127
 
128
#define BCS_SWCTRL                      0x22200
129
# define BCS_SWCTRL_SRC_Y               (1 << 0)
130
# define BCS_SWCTRL_DST_Y               (1 << 1)