Rev 861 | Rev 897 | Go to most recent revision | Only display areas with differences | Regard whitespace | Details | Blame | Last modification | View Log | RSS feed
Rev 861 | Rev 890 | ||
---|---|---|---|
1 | ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;; |
1 | ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;; |
2 | ;; ;; |
2 | ;; ;; |
3 | ;; Copyright (C) KolibriOS team 2004-2007. All rights reserved. ;; |
3 | ;; Copyright (C) KolibriOS team 2004-2007. All rights reserved. ;; |
4 | ;; Distributed under terms of the GNU General Public License ;; |
4 | ;; Distributed under terms of the GNU General Public License ;; |
5 | ;; ;; |
5 | ;; ;; |
6 | ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;; |
6 | ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;; |
7 | 7 | ||
8 | $Revision: 861 $ |
8 | $Revision: 890 $ |
9 | 9 | ||
10 | 10 | ||
11 | dpl0 equ 10010000b ; data read dpl0 |
11 | dpl0 equ 10010000b ; data read dpl0 |
12 | drw0 equ 10010010b ; data read/write dpl0 |
12 | drw0 equ 10010010b ; data read/write dpl0 |
13 | drw3 equ 11110010b ; data read/write dpl3 |
13 | drw3 equ 11110010b ; data read/write dpl3 |
14 | cpl0 equ 10011010b ; code read dpl0 |
14 | cpl0 equ 10011010b ; code read dpl0 |
15 | cpl3 equ 11111010b ; code read dpl3 |
15 | cpl3 equ 11111010b ; code read dpl3 |
16 | 16 | ||
17 | D32 equ 01000000b ; 32bit segment |
17 | D32 equ 01000000b ; 32bit segment |
18 | G32 equ 10000000b ; page gran |
18 | G32 equ 10000000b ; page gran |
19 | 19 | ||
20 | 20 | ||
21 | ;;;;;;;;;;;;cpu_caps flags;;;;;;;;;;;;;;;; |
21 | ;;;;;;;;;;;;cpu_caps flags;;;;;;;;;;;;;;;; |
22 | 22 | ||
23 | CPU_386 equ 3 |
23 | CPU_386 equ 3 |
24 | CPU_486 equ 4 |
24 | CPU_486 equ 4 |
25 | CPU_PENTIUM equ 5 |
25 | CPU_PENTIUM equ 5 |
26 | CPU_P6 equ 6 |
26 | CPU_P6 equ 6 |
27 | CPU_PENTIUM4 equ 0x0F |
27 | CPU_PENTIUM4 equ 0x0F |
28 | 28 | ||
29 | CAPS_FPU equ 00 ;on-chip x87 floating point unit |
29 | CAPS_FPU equ 00 ;on-chip x87 floating point unit |
30 | CAPS_VME equ 01 ;virtual-mode enhancements |
30 | CAPS_VME equ 01 ;virtual-mode enhancements |
31 | CAPS_DE equ 02 ;debugging extensions |
31 | CAPS_DE equ 02 ;debugging extensions |
32 | CAPS_PSE equ 03 ;page-size extensions |
32 | CAPS_PSE equ 03 ;page-size extensions |
33 | CAPS_TSC equ 04 ;time stamp counter |
33 | CAPS_TSC equ 04 ;time stamp counter |
34 | CAPS_MSR equ 05 ;model-specific registers |
34 | CAPS_MSR equ 05 ;model-specific registers |
35 | CAPS_PAE equ 06 ;physical-address extensions |
35 | CAPS_PAE equ 06 ;physical-address extensions |
36 | CAPS_MCE equ 07 ;machine check exception |
36 | CAPS_MCE equ 07 ;machine check exception |
37 | CAPS_CX8 equ 08 ;CMPXCHG8B instruction |
37 | CAPS_CX8 equ 08 ;CMPXCHG8B instruction |
38 | CAPS_APIC equ 09 ;on-chip advanced programmable |
38 | CAPS_APIC equ 09 ;on-chip advanced programmable |
39 | ; interrupt controller |
39 | ; interrupt controller |
40 | ; 10 ;unused |
40 | ; 10 ;unused |
41 | CAPS_SEP equ 11 ;SYSENTER and SYSEXIT instructions |
41 | CAPS_SEP equ 11 ;SYSENTER and SYSEXIT instructions |
42 | CAPS_MTRR equ 12 ;memory-type range registers |
42 | CAPS_MTRR equ 12 ;memory-type range registers |
43 | CAPS_PGE equ 13 ;page global extension |
43 | CAPS_PGE equ 13 ;page global extension |
44 | CAPS_MCA equ 14 ;machine check architecture |
44 | CAPS_MCA equ 14 ;machine check architecture |
45 | CAPS_CMOV equ 15 ;conditional move instructions |
45 | CAPS_CMOV equ 15 ;conditional move instructions |
46 | CAPS_PAT equ 16 ;page attribute table |
46 | CAPS_PAT equ 16 ;page attribute table |
47 | 47 | ||
48 | CAPS_PSE36 equ 17 ;page-size extensions |
48 | CAPS_PSE36 equ 17 ;page-size extensions |
49 | CAPS_PSN equ 18 ;processor serial number |
49 | CAPS_PSN equ 18 ;processor serial number |
50 | CAPS_CLFLUSH equ 19 ;CLFUSH instruction |
50 | CAPS_CLFLUSH equ 19 ;CLFUSH instruction |
51 | 51 | ||
52 | CAPS_DS equ 21 ;debug store |
52 | CAPS_DS equ 21 ;debug store |
53 | CAPS_ACPI equ 22 ;thermal monitor and software |
53 | CAPS_ACPI equ 22 ;thermal monitor and software |
54 | ;controlled clock supported |
54 | ;controlled clock supported |
55 | CAPS_MMX equ 23 ;MMX instructions |
55 | CAPS_MMX equ 23 ;MMX instructions |
56 | CAPS_FXSR equ 24 ;FXSAVE and FXRSTOR instructions |
56 | CAPS_FXSR equ 24 ;FXSAVE and FXRSTOR instructions |
57 | CAPS_SSE equ 25 ;SSE instructions |
57 | CAPS_SSE equ 25 ;SSE instructions |
58 | CAPS_SSE2 equ 26 ;SSE2 instructions |
58 | CAPS_SSE2 equ 26 ;SSE2 instructions |
59 | CAPS_SS equ 27 ;self-snoop |
59 | CAPS_SS equ 27 ;self-snoop |
60 | CAPS_HTT equ 28 ;hyper-threading technology |
60 | CAPS_HTT equ 28 ;hyper-threading technology |
61 | CAPS_TM equ 29 ;thermal monitor supported |
61 | CAPS_TM equ 29 ;thermal monitor supported |
62 | CAPS_IA64 equ 30 ;IA64 capabilities |
62 | CAPS_IA64 equ 30 ;IA64 capabilities |
63 | CAPS_PBE equ 31 ;pending break enable |
63 | CAPS_PBE equ 31 ;pending break enable |
64 | 64 | ||
65 | ;ecx |
65 | ;ecx |
66 | CAPS_SSE3 equ 32 ;SSE3 instructions |
66 | CAPS_SSE3 equ 32 ;SSE3 instructions |
67 | ; 33 |
67 | ; 33 |
68 | ; 34 |
68 | ; 34 |
69 | CAPS_MONITOR equ 35 ;MONITOR/MWAIT instructions |
69 | CAPS_MONITOR equ 35 ;MONITOR/MWAIT instructions |
70 | CAPS_DS_CPL equ 36 ; |
70 | CAPS_DS_CPL equ 36 ; |
71 | CAPS_VMX equ 37 ;virtual mode extensions |
71 | CAPS_VMX equ 37 ;virtual mode extensions |
72 | ; 38 ; |
72 | ; 38 ; |
73 | CAPS_EST equ 39 ;enhansed speed step |
73 | CAPS_EST equ 39 ;enhansed speed step |
74 | CAPS_TM2 equ 40 ;thermal monitor2 supported |
74 | CAPS_TM2 equ 40 ;thermal monitor2 supported |
75 | ; 41 |
75 | ; 41 |
76 | CAPS_CID equ 42 ; |
76 | CAPS_CID equ 42 ; |
77 | ; 43 |
77 | ; 43 |
78 | ; 44 |
78 | ; 44 |
79 | CAPS_CX16 equ 45 ;CMPXCHG16B instruction |
79 | CAPS_CX16 equ 45 ;CMPXCHG16B instruction |
80 | CAPS_xTPR equ 46 ; |
80 | CAPS_xTPR equ 46 ; |
81 | ; |
81 | ; |
82 | ;reserved |
82 | ;reserved |
83 | ; |
83 | ; |
84 | ;ext edx /ecx |
84 | ;ext edx /ecx |
85 | CAPS_SYSCAL equ 64 ; |
85 | CAPS_SYSCAL equ 64 ; |
86 | CAPS_XD equ 65 ;execution disable |
86 | CAPS_XD equ 65 ;execution disable |
87 | CAPS_FFXSR equ 66 ; |
87 | CAPS_FFXSR equ 66 ; |
88 | CAPS_RDTSCP equ 67 ; |
88 | CAPS_RDTSCP equ 67 ; |
89 | CAPS_X64 equ 68 ; |
89 | CAPS_X64 equ 68 ; |
90 | CAPS_3DNOW equ 69 ; |
90 | CAPS_3DNOW equ 69 ; |
91 | CAPS_3DNOWEXT equ 70 ; |
91 | CAPS_3DNOWEXT equ 70 ; |
92 | CAPS_LAHF equ 71 ; |
92 | CAPS_LAHF equ 71 ; |
93 | CAPS_CMP_LEG equ 72 ; |
93 | CAPS_CMP_LEG equ 72 ; |
94 | CAPS_SVM equ 73 ;secure virual machine |
94 | CAPS_SVM equ 73 ;secure virual machine |
95 | CAPS_ALTMOVCR8 equ 74 ; |
95 | CAPS_ALTMOVCR8 equ 74 ; |
96 | 96 | ||
97 | ; CPU MSR names |
97 | ; CPU MSR names |
98 | MSR_SYSENTER_CS equ 0x174 |
98 | MSR_SYSENTER_CS equ 0x174 |
99 | MSR_SYSENTER_ESP equ 0x175 |
99 | MSR_SYSENTER_ESP equ 0x175 |
100 | MSR_SYSENTER_EIP equ 0x176 |
100 | MSR_SYSENTER_EIP equ 0x176 |
101 | MSR_AMD_EFER equ 0xC0000080 ; Extended Feature Enable Register |
101 | MSR_AMD_EFER equ 0xC0000080 ; Extended Feature Enable Register |
102 | MSR_AMD_STAR equ 0xC0000081 ; SYSCALL/SYSRET Target Address Register |
102 | MSR_AMD_STAR equ 0xC0000081 ; SYSCALL/SYSRET Target Address Register |
103 | 103 | ||
104 | CR0_PE equ 0x00000001 ;protected mode |
104 | CR0_PE equ 0x00000001 ;protected mode |
105 | CR0_MP equ 0x00000002 ;monitor fpu |
105 | CR0_MP equ 0x00000002 ;monitor fpu |
106 | CR0_EM equ 0x00000004 ;fpu emulation |
106 | CR0_EM equ 0x00000004 ;fpu emulation |
107 | CR0_TS equ 0x00000008 ;task switch |
107 | CR0_TS equ 0x00000008 ;task switch |
108 | CR0_ET equ 0x00000010 ;extension type hardcoded to 1 |
108 | CR0_ET equ 0x00000010 ;extension type hardcoded to 1 |
109 | CR0_NE equ 0x00000020 ;numeric error |
109 | CR0_NE equ 0x00000020 ;numeric error |
110 | CR0_WP equ 0x00010000 ;write protect |
110 | CR0_WP equ 0x00010000 ;write protect |
111 | CR0_AM equ 0x00040000 ;alignment check |
111 | CR0_AM equ 0x00040000 ;alignment check |
112 | CR0_NW equ 0x20000000 ;not write-through |
112 | CR0_NW equ 0x20000000 ;not write-through |
113 | CR0_CD equ 0x40000000 ;cache disable |
113 | CR0_CD equ 0x40000000 ;cache disable |
114 | CR0_PG equ 0x80000000 ;paging |
114 | CR0_PG equ 0x80000000 ;paging |
115 | 115 | ||
116 | 116 | ||
117 | CR4_VME equ 0x0001 |
117 | CR4_VME equ 0x0001 |
118 | CR4_PVI equ 0x0002 |
118 | CR4_PVI equ 0x0002 |
119 | CR4_TSD equ 0x0004 |
119 | CR4_TSD equ 0x0004 |
120 | CR4_DE equ 0x0008 |
120 | CR4_DE equ 0x0008 |
121 | CR4_PSE equ 0x0010 |
121 | CR4_PSE equ 0x0010 |
122 | CR4_PAE equ 0x0020 |
122 | CR4_PAE equ 0x0020 |
123 | CR4_MCE equ 0x0040 |
123 | CR4_MCE equ 0x0040 |
124 | CR4_PGE equ 0x0080 |
124 | CR4_PGE equ 0x0080 |
125 | CR4_PCE equ 0x0100 |
125 | CR4_PCE equ 0x0100 |
126 | CR4_OSFXSR equ 0x0200 |
126 | CR4_OSFXSR equ 0x0200 |
127 | CR4_OSXMMEXPT equ 0x0400 |
127 | CR4_OSXMMEXPT equ 0x0400 |
128 | 128 | ||
129 | SSE_IE equ 0x0001 |
129 | SSE_IE equ 0x0001 |
130 | SSE_DE equ 0x0002 |
130 | SSE_DE equ 0x0002 |
131 | SSE_ZE equ 0x0004 |
131 | SSE_ZE equ 0x0004 |
132 | SSE_OE equ 0x0008 |
132 | SSE_OE equ 0x0008 |
133 | SSE_UE equ 0x0010 |
133 | SSE_UE equ 0x0010 |
134 | SSE_PE equ 0x0020 |
134 | SSE_PE equ 0x0020 |
135 | SSE_DAZ equ 0x0040 |
135 | SSE_DAZ equ 0x0040 |
136 | SSE_IM equ 0x0080 |
136 | SSE_IM equ 0x0080 |
137 | SSE_DM equ 0x0100 |
137 | SSE_DM equ 0x0100 |
138 | SSE_ZM equ 0x0200 |
138 | SSE_ZM equ 0x0200 |
139 | SSE_OM equ 0x0400 |
139 | SSE_OM equ 0x0400 |
140 | SSE_UM equ 0x0800 |
140 | SSE_UM equ 0x0800 |
141 | SSE_PM equ 0x1000 |
141 | SSE_PM equ 0x1000 |
142 | SSE_FZ equ 0x8000 |
142 | SSE_FZ equ 0x8000 |
143 | 143 | ||
144 | SSE_INIT equ (SSE_IM+SSE_DM+SSE_ZM+SSE_OM+SSE_UM+SSE_PM) |
144 | SSE_INIT equ (SSE_IM+SSE_DM+SSE_ZM+SSE_OM+SSE_UM+SSE_PM) |
145 | 145 | ||
146 | 146 | ||
147 | struc TSS |
147 | struc TSS |
148 | { |
148 | { |
149 | ._back rw 2 |
149 | ._back rw 2 |
150 | ._esp0 rd 1 |
150 | ._esp0 rd 1 |
151 | ._ss0 rw 2 |
151 | ._ss0 rw 2 |
152 | ._esp1 rd 1 |
152 | ._esp1 rd 1 |
153 | ._ss1 rw 2 |
153 | ._ss1 rw 2 |
154 | ._esp2 rd 1 |
154 | ._esp2 rd 1 |
155 | ._ss2 rw 2 |
155 | ._ss2 rw 2 |
156 | ._cr3 rd 1 |
156 | ._cr3 rd 1 |
157 | ._eip rd 1 |
157 | ._eip rd 1 |
158 | ._eflags rd 1 |
158 | ._eflags rd 1 |
159 | ._eax rd 1 |
159 | ._eax rd 1 |
160 | ._ecx rd 1 |
160 | ._ecx rd 1 |
161 | ._edx rd 1 |
161 | ._edx rd 1 |
162 | ._ebx rd 1 |
162 | ._ebx rd 1 |
163 | ._esp rd 1 |
163 | ._esp rd 1 |
164 | ._ebp rd 1 |
164 | ._ebp rd 1 |
165 | ._esi rd 1 |
165 | ._esi rd 1 |
166 | ._edi rd 1 |
166 | ._edi rd 1 |
167 | ._es rw 2 |
167 | ._es rw 2 |
168 | ._cs rw 2 |
168 | ._cs rw 2 |
169 | ._ss rw 2 |
169 | ._ss rw 2 |
170 | ._ds rw 2 |
170 | ._ds rw 2 |
171 | ._fs rw 2 |
171 | ._fs rw 2 |
172 | ._gs rw 2 |
172 | ._gs rw 2 |
173 | ._ldt rw 2 |
173 | ._ldt rw 2 |
174 | ._trap rw 1 |
174 | ._trap rw 1 |
175 | ._io rw 1 |
175 | ._io rw 1 |
176 | rb 24 |
176 | rb 24 |
177 | ._io_map_0 rb 4096 |
177 | ._io_map_0 rb 4096 |
178 | ._io_map_1 rb 4096 |
178 | ._io_map_1 rb 4096 |
179 | } |
179 | } |
180 | 180 | ||
181 | virtual at 0 |
181 | virtual at 0 |
182 | TSS TSS |
182 | TSS TSS |
183 | end virtual |
183 | end virtual |
184 | 184 | ||
185 | TSS_SIZE equ (128+8192) |
185 | TSS_SIZE equ (128+8192) |
186 | 186 | ||
187 | HEAP_BASE equ 0x80000000 |
187 | HEAP_BASE equ 0x80000000 |
188 | 188 | ||
189 | HEAP_MIN_SIZE equ 0x01000000 |
189 | HEAP_MIN_SIZE equ 0x01000000 |
190 | 190 | ||
191 | LFB_BASE equ 0xDF000000 |
191 | LFB_BASE equ 0xDF000000 |
192 | 192 | ||
193 | page_tabs equ 0xDF800000 |
193 | page_tabs equ 0xDF800000 |
194 | app_page_tabs equ 0xDF800000 |
194 | app_page_tabs equ 0xDF800000 |
195 | 195 | ||
196 | OS_TEMP equ 0xDFC00000 |
196 | OS_TEMP equ 0xDFC00000 |
197 | 197 | ||
198 | heap_tabs equ (page_tabs+ (HEAP_BASE shr 10)) |
198 | heap_tabs equ (page_tabs+ (HEAP_BASE shr 10)) |
199 | kernel_tabs equ (page_tabs+ (OS_BASE shr 10)) ;0xFDE00000 |
199 | kernel_tabs equ (page_tabs+ (OS_BASE shr 10)) ;0xFDE00000 |
200 | master_tab equ (page_tabs+ (page_tabs shr 10)) ;0xFDFF70000 |
200 | master_tab equ (page_tabs+ (page_tabs shr 10)) ;0xFDFF70000 |
201 | 201 | ||
202 | _16BIT_BASE equ 0x00010000 |
202 | _16BIT_BASE equ 0x00010000 |
203 | LOAD_BASE equ 0x00100000 |
203 | LOAD_BASE equ 0x00100000 |
204 | OS_BASE equ 0xE0000000 |
204 | OS_BASE equ 0xE0000000 |
- | 205 | IMAGE_BASE equ (OS_BASE+LOAD_BASE) |
|
205 | 206 | ||
206 | window_data equ OS_BASE |
207 | window_data equ OS_BASE |
207 | 208 | ||
208 | CURRENT_TASK equ (OS_BASE+0x0003000) |
209 | CURRENT_TASK equ (OS_BASE+0x0003000) |
209 | TASK_COUNT equ (OS_BASE+0x0003004) |
210 | TASK_COUNT equ (OS_BASE+0x0003004) |
210 | TASK_BASE equ (OS_BASE+0x0003010) |
211 | TASK_BASE equ (OS_BASE+0x0003010) |
211 | TASK_DATA equ (OS_BASE+0x0003020) |
212 | TASK_DATA equ (OS_BASE+0x0003020) |
212 | TASK_EVENT equ (OS_BASE+0x0003020) |
213 | TASK_EVENT equ (OS_BASE+0x0003020) |
213 | 214 | ||
214 | mouseunder equ (OS_BASE+0x0006900) |
215 | mouseunder equ (OS_BASE+0x0006900) |
215 | CDDataBuf equ (OS_BASE+0x0007000) |
216 | CDDataBuf equ (OS_BASE+0x0007000) |
216 | FLOPPY_BUFF equ (OS_BASE+0x0008000) |
217 | FLOPPY_BUFF equ (OS_BASE+0x0008000) |
217 | ACTIVE_PROC_STACK equ (OS_BASE+0x000A400) ;unused |
218 | ACTIVE_PROC_STACK equ (OS_BASE+0x000A400) ;unused |
218 | 219 | ||
219 | WIN_STACK equ (OS_BASE+0x000C000) |
220 | WIN_STACK equ (OS_BASE+0x000C000) |
220 | WIN_POS equ (OS_BASE+0x000C400) |
221 | WIN_POS equ (OS_BASE+0x000C400) |
221 | FDD_BUFF equ (OS_BASE+0x000D000) |
222 | FDD_BUFF equ (OS_BASE+0x000D000) |
222 | 223 | ||
223 | ;unused ? only one reference |
224 | ;unused ? only one reference |
224 | ENABLE_TASKSWITCH equ (OS_BASE+0x000E000) |
225 | ENABLE_TASKSWITCH equ (OS_BASE+0x000E000) |
225 | 226 | ||
226 | PUTPIXEL equ (OS_BASE+0x000E020) |
227 | PUTPIXEL equ (OS_BASE+0x000E020) |
227 | GETPIXEL equ (OS_BASE+0x000E024) |
228 | GETPIXEL equ (OS_BASE+0x000E024) |
228 | 229 | ||
229 | ;unused ? only one reference |
230 | ;unused ? only one reference |
230 | BANK_SWITCH equ (OS_BASE+0x000E030) |
231 | BANK_SWITCH equ (OS_BASE+0x000E030) |
231 | 232 | ||
232 | ;unused ? store mousepointer |
233 | ;unused ? store mousepointer |
233 | MOUSE_PICTURE equ (OS_BASE+0x000F200) |
234 | MOUSE_PICTURE equ (OS_BASE+0x000F200) |
234 | 235 | ||
235 | MOUSE_VISIBLE equ (OS_BASE+0x000F204) |
236 | MOUSE_VISIBLE equ (OS_BASE+0x000F204) |
236 | WIN_TEMP_XY equ (OS_BASE+0x000F300) |
237 | WIN_TEMP_XY equ (OS_BASE+0x000F300) |
237 | KEY_COUNT equ (OS_BASE+0x000F400) |
238 | KEY_COUNT equ (OS_BASE+0x000F400) |
238 | KEY_BUFF equ (OS_BASE+0x000F401) |
239 | KEY_BUFF equ (OS_BASE+0x000F401) |
239 | 240 | ||
240 | BTN_COUNT equ (OS_BASE+0x000F500) |
241 | BTN_COUNT equ (OS_BASE+0x000F500) |
241 | BTN_BUFF equ (OS_BASE+0x000F501) |
242 | BTN_BUFF equ (OS_BASE+0x000F501) |
242 | 243 | ||
243 | CPU_FREQ equ (OS_BASE+0x000F600) |
244 | CPU_FREQ equ (OS_BASE+0x000F600) |
244 | 245 | ||
245 | ;unused ? no active references |
246 | ;unused ? no active references |
246 | MOUSE_PORT equ (OS_BASE+0x000F604) |
247 | MOUSE_PORT equ (OS_BASE+0x000F604) |
247 | 248 | ||
248 | ;unused |
249 | ;unused |
249 | PS2_CHUNK equ (OS_BASE+0x000FB00) |
250 | PS2_CHUNK equ (OS_BASE+0x000FB00) |
250 | 251 | ||
251 | MOUSE_SCROLL_H equ (OS_BASE+0x000FB08) |
252 | MOUSE_SCROLL_H equ (OS_BASE+0x000FB08) |
252 | MOUSE_X equ (OS_BASE+0x000FB0A) |
253 | MOUSE_X equ (OS_BASE+0x000FB0A) |
253 | MOUSE_Y equ (OS_BASE+0x000FB0C) |
254 | MOUSE_Y equ (OS_BASE+0x000FB0C) |
254 | MOUSE_SCROLL_V equ (OS_BASE+0x000FB0E) |
255 | MOUSE_SCROLL_V equ (OS_BASE+0x000FB0E) |
255 | 256 | ||
256 | MOUSE_COLOR_MEM equ (OS_BASE+0x000FB10) |
257 | MOUSE_COLOR_MEM equ (OS_BASE+0x000FB10) |
257 | COLOR_TEMP equ (OS_BASE+0x000FB30) |
258 | COLOR_TEMP equ (OS_BASE+0x000FB30) |
258 | BTN_DOWN equ (OS_BASE+0x000FB40) |
259 | BTN_DOWN equ (OS_BASE+0x000FB40) |
259 | MOUSE_DOWN equ (OS_BASE+0x000FB44) |
260 | MOUSE_DOWN equ (OS_BASE+0x000FB44) |
260 | X_UNDER equ (OS_BASE+0x000FB4A) |
261 | X_UNDER equ (OS_BASE+0x000FB4A) |
261 | Y_UNDER equ (OS_BASE+0x000FB4C) |
262 | Y_UNDER equ (OS_BASE+0x000FB4C) |
262 | ScreenBPP equ (OS_BASE+0x000FBF1) |
263 | ScreenBPP equ (OS_BASE+0x000FBF1) |
263 | 264 | ||
264 | ;unused ? only one reference |
265 | ;unused ? only one reference |
265 | MOUSE_BUFF_COUNT equ (OS_BASE+0x000FCFF) |
266 | MOUSE_BUFF_COUNT equ (OS_BASE+0x000FCFF) |
266 | 267 | ||
267 | LFBAddress equ (OS_BASE+0x000FE80) |
268 | LFBAddress equ (OS_BASE+0x000FE80) |
268 | 269 | ||
269 | Screen_Max_X equ (OS_BASE+0x000FE00) |
270 | Screen_Max_X equ (OS_BASE+0x000FE00) |
270 | Screen_Max_Y equ (OS_BASE+0x000FE04) |
271 | Screen_Max_Y equ (OS_BASE+0x000FE04) |
271 | BytesPerScanLine equ (OS_BASE+0x000FE08) |
272 | BytesPerScanLine equ (OS_BASE+0x000FE08) |
272 | SCR_MODE equ (OS_BASE+0x000FE0C) |
273 | SCR_MODE equ (OS_BASE+0x000FE0C) |
273 | 274 | ||
274 | BTN_ADDR equ (OS_BASE+0x000FE88) |
275 | BTN_ADDR equ (OS_BASE+0x000FE88) |
275 | SYS_SHUTDOWN equ (OS_BASE+0x000FF00) |
276 | SYS_SHUTDOWN equ (OS_BASE+0x000FF00) |
276 | TASK_ACTIVATE equ (OS_BASE+0x000FF01) |
277 | TASK_ACTIVATE equ (OS_BASE+0x000FF01) |
277 | 278 | ||
278 | REDRAW_BACKGROUND equ (OS_BASE+0x000FFF0) |
279 | REDRAW_BACKGROUND equ (OS_BASE+0x000FFF0) |
279 | BANK_RW equ (OS_BASE+0x000FFF2) |
280 | BANK_RW equ (OS_BASE+0x000FFF2) |
280 | MOUSE_BACKGROUND equ (OS_BASE+0x000FFF4) |
281 | MOUSE_BACKGROUND equ (OS_BASE+0x000FFF4) |
281 | DONT_DRAW_MOUSE equ (OS_BASE+0x000FFF5) |
282 | DONT_DRAW_MOUSE equ (OS_BASE+0x000FFF5) |
282 | DONT_SWITCH equ (OS_BASE+0x000FFFF) |
283 | DONT_SWITCH equ (OS_BASE+0x000FFFF) |
283 | 284 | ||
284 | ;TMP_STACK_TOP equ 0x006CC00 |
285 | ;TMP_STACK_TOP equ 0x006CC00 |
285 | 286 | ||
286 | FONT_II equ (OS_BASE+0x006DC00) |
287 | FONT_II equ (OS_BASE+0x006DC00) |
287 | FONT_I equ (OS_BASE+0x006E600) |
288 | FONT_I equ (OS_BASE+0x006E600) |
288 | 289 | ||
289 | ;sys_pgdir equ (OS_BASE+0x006F000) |
290 | ;sys_pgdir equ (OS_BASE+0x006F000) |
290 | 291 | ||
291 | DRIVE_DATA equ (OS_BASE+0x0070000) |
292 | DRIVE_DATA equ (OS_BASE+0x0070000) |
292 | 293 | ||
293 | SLOT_BASE equ (OS_BASE+0x0080000) |
294 | SLOT_BASE equ (OS_BASE+0x0080000) |
294 | 295 | ||
295 | ;unused |
296 | ;unused |
296 | TMP_BUFF equ (OS_BASE+0x0090000) |
297 | TMP_BUFF equ (OS_BASE+0x0090000) |
297 | 298 | ||
298 | VGABasePtr equ (OS_BASE+0x00A0000) |
299 | VGABasePtr equ (OS_BASE+0x00A0000) |
299 | 300 | ||
300 | RAMDISK_FAT equ (OS_BASE+0x0180000) |
301 | RAMDISK_FAT equ (OS_BASE+0x0180000) |
301 | FLOPPY_FAT equ (OS_BASE+0x0182000) |
302 | FLOPPY_FAT equ (OS_BASE+0x0182000) |
302 | 303 | ||
303 | IDE_DMA equ 0x184000 |
304 | IDE_DMA equ 0x184000 |
304 | 305 | ||
305 | BgrAuxTable equ (OS_BASE+0x0198000) |
306 | BgrAuxTable equ (OS_BASE+0x0198000) |
306 | ; unused? |
307 | ; unused? |
307 | SB16Buffer equ (OS_BASE+0x01A0000) |
308 | SB16Buffer equ (OS_BASE+0x01A0000) |
308 | SB16_Status equ (OS_BASE+0x01B0000) |
309 | SB16_Status equ (OS_BASE+0x01B0000) |
309 | 310 | ||
310 | BUTTON_INFO equ (OS_BASE+0x01C0000) |
311 | BUTTON_INFO equ (OS_BASE+0x01C0000) |
311 | RESERVED_PORTS equ (OS_BASE+0x01D0000) |
312 | RESERVED_PORTS equ (OS_BASE+0x01D0000) |
312 | IRQ_SAVE equ (OS_BASE+0x01E0000) |
313 | IRQ_SAVE equ (OS_BASE+0x01E0000) |
313 | BOOT_VAR equ (OS_BASE+0x01f0000) |
314 | BOOT_VAR equ (OS_BASE+0x01f0000) |
314 | 315 | ||
315 | stack_data_start equ (OS_BASE+0x0200000) |
316 | stack_data_start equ (OS_BASE+0x0200000) |
316 | eth_data_start equ (OS_BASE+0x0200000) |
317 | eth_data_start equ (OS_BASE+0x0200000) |
317 | stack_data equ (OS_BASE+0x0204000) |
318 | stack_data equ (OS_BASE+0x0204000) |
318 | stack_data_end equ (OS_BASE+0x021ffff) |
319 | stack_data_end equ (OS_BASE+0x021ffff) |
319 | resendQ equ (OS_BASE+0x0220000) |
320 | resendQ equ (OS_BASE+0x0220000) |
320 | VMODE_BASE equ (OS_BASE+0x0228000) |
321 | VMODE_BASE equ (OS_BASE+0x0228000) |
321 | skin_data equ (OS_BASE+0x0230000) |
322 | skin_data equ (OS_BASE+0x0230000) |
322 | draw_data equ (OS_BASE+0x0238000); |
323 | draw_data equ (OS_BASE+0x0238000); |
323 | 324 | ||
324 | BgrDrawMode equ (OS_BASE+0x023BFF4) |
325 | BgrDrawMode equ (OS_BASE+0x023BFF4) |
325 | BgrDataWidth equ (OS_BASE+0x023BFF8) |
326 | BgrDataWidth equ (OS_BASE+0x023BFF8) |
326 | BgrDataHeight equ (OS_BASE+0x023BFFC) |
327 | BgrDataHeight equ (OS_BASE+0x023BFFC) |
327 | 328 | ||
328 | ;display_data equ (OS_BASE+0x023C000) ;1024*1280=0x140000 |
329 | ;display_data equ (OS_BASE+0x023C000) ;1024*1280=0x140000 |
329 | 330 | ||
330 | virtual at (OS_BASE+0x023CF80) |
331 | virtual at (OS_BASE+0x023CF80) |
331 | tss TSS |
332 | tss TSS |
332 | end virtual |
333 | end virtual |
333 | 334 | ||
334 | LAST_PAGE equ 0x0240000 |
335 | LAST_PAGE equ 0x0240000 |
335 | 336 | ||
336 | ;sys_pgmap equ (OS_BASE+LAST_PAGE) |
337 | ;sys_pgmap equ (OS_BASE+LAST_PAGE) |
337 | 338 | ||
338 | twdw equ 0x3000 ;(CURRENT_TASK-window_data) |
339 | twdw equ 0x3000 ;(CURRENT_TASK-window_data) |
339 | 340 | ||
340 | std_application_base_address equ new_app_base |
341 | std_application_base_address equ new_app_base |
341 | RING0_STACK_SIZE equ (0x2000 - 512) ;512 áà éò äëÿ êîÃòåêñòà FPU |
342 | RING0_STACK_SIZE equ (0x2000 - 512) ;512 áà éò äëÿ êîÃòåêñòà FPU |
342 | 343 | ||
343 | REG_SS equ (RING0_STACK_SIZE-4) |
344 | REG_SS equ (RING0_STACK_SIZE-4) |
344 | REG_APP_ESP equ (RING0_STACK_SIZE-8) |
345 | REG_APP_ESP equ (RING0_STACK_SIZE-8) |
345 | REG_EFLAGS equ (RING0_STACK_SIZE-12) |
346 | REG_EFLAGS equ (RING0_STACK_SIZE-12) |
346 | REG_CS equ (RING0_STACK_SIZE-16) |
347 | REG_CS equ (RING0_STACK_SIZE-16) |
347 | REG_EIP equ (RING0_STACK_SIZE-20) |
348 | REG_EIP equ (RING0_STACK_SIZE-20) |
348 | REG_EAX equ (RING0_STACK_SIZE-24) |
349 | REG_EAX equ (RING0_STACK_SIZE-24) |
349 | REG_ECX equ (RING0_STACK_SIZE-28) |
350 | REG_ECX equ (RING0_STACK_SIZE-28) |
350 | REG_EDX equ (RING0_STACK_SIZE-32) |
351 | REG_EDX equ (RING0_STACK_SIZE-32) |
351 | REG_EBX equ (RING0_STACK_SIZE-36) |
352 | REG_EBX equ (RING0_STACK_SIZE-36) |
352 | REG_ESP equ (RING0_STACK_SIZE-40) ;RING0_STACK_SIZE-20 |
353 | REG_ESP equ (RING0_STACK_SIZE-40) ;RING0_STACK_SIZE-20 |
353 | REG_EBP equ (RING0_STACK_SIZE-44) |
354 | REG_EBP equ (RING0_STACK_SIZE-44) |
354 | REG_ESI equ (RING0_STACK_SIZE-48) |
355 | REG_ESI equ (RING0_STACK_SIZE-48) |
355 | REG_EDI equ (RING0_STACK_SIZE-52) |
356 | REG_EDI equ (RING0_STACK_SIZE-52) |
356 | REG_RET equ (RING0_STACK_SIZE-56) ;irq0.return |
357 | REG_RET equ (RING0_STACK_SIZE-56) ;irq0.return |
357 | 358 | ||
358 | 359 | ||
359 | PG_UNMAP equ 0x000 |
360 | PG_UNMAP equ 0x000 |
360 | PG_MAP equ 0x001 |
361 | PG_MAP equ 0x001 |
361 | PG_WRITE equ 0x002 |
362 | PG_WRITE equ 0x002 |
362 | PG_SW equ 0x003 |
363 | PG_SW equ 0x003 |
363 | PG_USER equ 0x005 |
364 | PG_USER equ 0x005 |
364 | PG_UW equ 0x007 |
365 | PG_UW equ 0x007 |
365 | PG_NOCACHE equ 0x018 |
366 | PG_NOCACHE equ 0x018 |
366 | PG_LARGE equ 0x080 |
367 | PG_LARGE equ 0x080 |
367 | PG_GLOBAL equ 0x100 |
368 | PG_GLOBAL equ 0x100 |
368 | 369 | ||
369 | ;;;;;;;;;;;boot time variables |
370 | ;;;;;;;;;;;boot time variables |
370 | 371 | ||
371 | ;BOOT_BPP equ 0x9000 ;byte bits per pixel |
372 | ;BOOT_BPP equ 0x9000 ;byte bits per pixel |
372 | BOOT_SCANLINE equ 0x9001 ;word scanline length |
373 | BOOT_SCANLINE equ 0x9001 ;word scanline length |
373 | BOOT_VESA_MODE equ 0x9008 ;word vesa video mode |
374 | BOOT_VESA_MODE equ 0x9008 ;word vesa video mode |
374 | ;;BOOT_X_RES equ 0x900A ;word X res |
375 | ;;BOOT_X_RES equ 0x900A ;word X res |
375 | ;;BOOT_Y_RES equ 0x900C ;word Y res |
376 | ;;BOOT_Y_RES equ 0x900C ;word Y res |
376 | ;;BOOT_MOUSE_PORT equ 0x9010 ;byte mouse port - not used |
377 | ;;BOOT_MOUSE_PORT equ 0x9010 ;byte mouse port - not used |
377 | BOOT_BANK_SW equ 0x9014 ;dword Vesa 1.2 pm bank switch |
378 | BOOT_BANK_SW equ 0x9014 ;dword Vesa 1.2 pm bank switch |
378 | BOOT_LFB equ 0x9018 ;dword Vesa 2.0 LFB address |
379 | BOOT_LFB equ 0x9018 ;dword Vesa 2.0 LFB address |
379 | BOOT_MTRR equ 0x901C ;byte 0 or 1 : enable MTRR graphics acceleration |
380 | BOOT_MTRR equ 0x901C ;byte 0 or 1 : enable MTRR graphics acceleration |
380 | BOOT_LOG equ 0x901D ;byte not used anymore (0 or 1 : enable system log display) |
381 | BOOT_LOG equ 0x901D ;byte not used anymore (0 or 1 : enable system log display) |
381 | BOOT_DIRECT_LFB equ 0x901E ;byte 0 or 1 : enable direct lfb write, paging disabled |
382 | BOOT_DIRECT_LFB equ 0x901E ;byte 0 or 1 : enable direct lfb write, paging disabled |
382 | BOOT_PCI_DATA equ 0x9020 ;8bytes pci data |
383 | BOOT_PCI_DATA equ 0x9020 ;8bytes pci data |
383 | BOOT_VRR equ 0x9030 ;byte VRR start enabled 1, 2-no |
384 | BOOT_VRR equ 0x9030 ;byte VRR start enabled 1, 2-no |
384 | BOOT_IDE_BASE_ADDR equ 0x9031 ;word IDEContrRegsBaseAddr |
385 | BOOT_IDE_BASE_ADDR equ 0x9031 ;word IDEContrRegsBaseAddr |
385 | BOOT_MEM_AMOUNT equ 0x9034 ;dword memory amount |
386 | BOOT_MEM_AMOUNT equ 0x9034 ;dword memory amount |
386 | 387 | ||
387 | TMP_FILE_NAME equ 0 |
388 | TMP_FILE_NAME equ 0 |
388 | TMP_CMD_LINE equ 1024 |
389 | TMP_CMD_LINE equ 1024 |
389 | TMP_ICON_OFFS equ 1280 |
390 | TMP_ICON_OFFS equ 1280 |
390 | 391 | ||
391 | 392 | ||
392 | EVENT_REDRAW equ 0x00000001 |
393 | EVENT_REDRAW equ 0x00000001 |
393 | EVENT_KEY equ 0x00000002 |
394 | EVENT_KEY equ 0x00000002 |
394 | EVENT_BUTTON equ 0x00000004 |
395 | EVENT_BUTTON equ 0x00000004 |
395 | EVENT_BACKGROUND equ 0x00000010 |
396 | EVENT_BACKGROUND equ 0x00000010 |
396 | EVENT_MOUSE equ 0x00000020 |
397 | EVENT_MOUSE equ 0x00000020 |
397 | EVENT_IPC equ 0x00000040 |
398 | EVENT_IPC equ 0x00000040 |
398 | EVENT_NETWORK equ 0x00000080 |
399 | EVENT_NETWORK equ 0x00000080 |
399 | EVENT_DEBUG equ 0x00000100 |
400 | EVENT_DEBUG equ 0x00000100 |
400 | EVENT_EXTENDED equ 0x00000200 |
401 | EVENT_EXTENDED equ 0x00000200 |
401 | 402 | ||
402 | EV_INTR equ 1 |
403 | EV_INTR equ 1 |
403 | 404 | ||
404 | struc THR_DATA |
405 | struc THR_DATA |
405 | { |
406 | { |
406 | rb (8192-512) |
407 | rb (8192-512) |
407 | .pl0_stack: |
408 | .pl0_stack: |
408 | .fpu_state rb 512 |
409 | .fpu_state rb 512 |
409 | .tls_page rb 4096 |
410 | .tls_page rb 4096 |
410 | .pdbr rb 4096 |
411 | .pdbr rb 4096 |
411 | } |
412 | } |
412 | 413 | ||
413 | THR_DATA_SIZE equ 4096*4 |
414 | THR_DATA_SIZE equ 4096*4 |
414 | 415 | ||
415 | virtual at (OS_BASE-THR_DATA_SIZE) |
416 | virtual at (OS_BASE-THR_DATA_SIZE) |
416 | thr_data THR_DATA |
417 | thr_data THR_DATA |
417 | end virtual |
418 | end virtual |
418 | 419 | ||
419 | struc SYS_VARS |
420 | struc SYS_VARS |
420 | { .bpp dd ? |
421 | { .bpp dd ? |
421 | .scanline dd ? |
422 | .scanline dd ? |
422 | .vesa_mode dd ? |
423 | .vesa_mode dd ? |
423 | .x_res dd ? |
424 | .x_res dd ? |
424 | .y_res dd ? |
425 | .y_res dd ? |
425 | } |
426 | } |
426 | 427 | ||
427 | struc APPOBJ ;common object header |
428 | struc APPOBJ ;common object header |
428 | { |
429 | { |
429 | .magic dd ? ; |
430 | .magic dd ? ; |
430 | .destroy dd ? ;internal destructor |
431 | .destroy dd ? ;internal destructor |
431 | .fd dd ? ;next object in list |
432 | .fd dd ? ;next object in list |
432 | .bk dd ? ;prev object in list |
433 | .bk dd ? ;prev object in list |
433 | .pid dd ? ;owner id |
434 | .pid dd ? ;owner id |
434 | }; |
435 | }; |
435 | 436 | ||
436 | virtual at 0 |
437 | virtual at 0 |
437 | APPOBJ APPOBJ |
438 | APPOBJ APPOBJ |
438 | end virtual |
439 | end virtual |
439 | 440 | ||
440 | APP_OBJ_OFFSET equ 48 |
441 | APP_OBJ_OFFSET equ 48 |
441 | APP_EV_OFFSET equ 40 |
442 | APP_EV_OFFSET equ 40 |
442 | 443 | ||
443 | struc CURSOR |
444 | struc CURSOR |
444 | {;common object header |
445 | {;common object header |
445 | .magic dd ? ;'CURS' |
446 | .magic dd ? ;'CURS' |
446 | .destroy dd ? ;internal destructor |
447 | .destroy dd ? ;internal destructor |
447 | .fd dd ? ;next object in list |
448 | .fd dd ? ;next object in list |
448 | .bk dd ? ;prev object in list |
449 | .bk dd ? ;prev object in list |
449 | .pid dd ? ;owner id |
450 | .pid dd ? ;owner id |
450 | 451 | ||
451 | ;cursor data |
452 | ;cursor data |
452 | .base dd ? ;allocated memory |
453 | .base dd ? ;allocated memory |
453 | .hot_x dd ? ;hotspot coords |
454 | .hot_x dd ? ;hotspot coords |
454 | .hot_y dd ? |
455 | .hot_y dd ? |
455 | } |
456 | } |
456 | virtual at 0 |
457 | virtual at 0 |
457 | CURSOR CURSOR |
458 | CURSOR CURSOR |
458 | end virtual |
459 | end virtual |
459 | 460 | ||
460 | CURSOR_SIZE equ 32 |
461 | CURSOR_SIZE equ 32 |
461 | 462 | ||
462 | struc EVENT |
463 | struc EVENT |
463 | { |
464 | { |
464 | .magic dd ? ;'EVNT' |
465 | .magic dd ? ;'EVNT' |
465 | .destroy dd ? ;internal destructor |
466 | .destroy dd ? ;internal destructor |
466 | .fd dd ? ;next object in list |
467 | .fd dd ? ;next object in list |
467 | .bk dd ? ;prev object in list |
468 | .bk dd ? ;prev object in list |
468 | .pid dd ? ;owner id |
469 | .pid dd ? ;owner id |
469 | 470 | ||
470 | .id dd ? ;event uid |
471 | .id dd ? ;event uid |
471 | .state dd ? ;internal flags |
472 | .state dd ? ;internal flags |
472 | .code dd ? |
473 | .code dd ? |
473 | rd 5 |
474 | rd 5 |
474 | } |
475 | } |
475 | EVENT_SIZE equ 52 |
476 | EVENT_SIZE equ 52 |
476 | 477 | ||
477 | virtual at 0 |
478 | virtual at 0 |
478 | EVENT EVENT |
479 | EVENT EVENT |
479 | end virtual |
480 | end virtual |
480 | 481 | ||
481 | 482 | ||
482 | struc HEAP_DATA |
483 | struc HEAP_DATA |
483 | { |
484 | { |
484 | .mutex rd 1 |
485 | .mutex rd 1 |
485 | .refcount rd 1 |
486 | .refcount rd 1 |
486 | .heap_base rd 1 |
487 | .heap_base rd 1 |
487 | .heap_top rd 1 |
488 | .heap_top rd 1 |
488 | .app_mem rd 1 |
489 | .app_mem rd 1 |
489 | } |
490 | } |
490 | 491 | ||
491 | HEAP_DATA_SIZE equ 20 |
492 | HEAP_DATA_SIZE equ 20 |
492 | virtual at 0 |
493 | virtual at 0 |
493 | HEAP_DATA HEAP_DATA |
494 | HEAP_DATA HEAP_DATA |
494 | end virtual |
495 | end virtual |
495 | 496 | ||
496 | struc BOOT_DATA |
497 | struc BOOT_DATA |
497 | { .bpp dd ? |
498 | { .bpp dd ? |
498 | .scanline dd ? |
499 | .scanline dd ? |
499 | .vesa_mode dd ? |
500 | .vesa_mode dd ? |
500 | .x_res dd ? |
501 | .x_res dd ? |
501 | .y_res dd ? |
502 | .y_res dd ? |
502 | .mouse_port dd ? |
503 | .mouse_port dd ? |
503 | .bank_switch dd ? |
504 | .bank_switch dd ? |
504 | .lfb dd ? |
505 | .lfb dd ? |
505 | .vesa_mem dd ? |
506 | .vesa_mem dd ? |
506 | .log dd ? |
507 | .log dd ? |
507 | .direct_lfb dd ? |
508 | .direct_lfb dd ? |
508 | .pci_data dd ? |
509 | .pci_data dd ? |
509 | ; dd ? |
510 | ; dd ? |
510 | .vrr dd ? |
511 | .vrr dd ? |
511 | .ide_base dd ? |
512 | .ide_base dd ? |
512 | .mem_amount dd ? |
513 | .mem_amount dd ? |
513 | .pages_count dd ? |
514 | .pages_count dd ? |
514 | .pagemap_size dd ? |
515 | .pagemap_size dd ? |
515 | .kernel_max dd ? |
516 | .kernel_max dd ? |
516 | .kernel_pages dd ? |
517 | .kernel_pages dd ? |
517 | .kernel_tables dd ? |
518 | .kernel_tables dd ? |
518 | 519 | ||
519 | .cpu_vendor dd ? |
520 | .cpu_vendor dd ? |
520 | dd ? |
521 | dd ? |
521 | dd ? |
522 | dd ? |
522 | .cpu_sign dd ? |
523 | .cpu_sign dd ? |
523 | .cpu_info dd ? |
524 | .cpu_info dd ? |
524 | .cpu_caps dd ? |
525 | .cpu_caps dd ? |
525 | dd ? |
526 | dd ? |
526 | dd ? |
527 | dd ? |
527 | } |
528 | } |
528 | 529 | ||
529 | virtual at 0 |
530 | virtual at 0 |
530 | BOOT_DATA BOOT_DATA |
531 | BOOT_DATA BOOT_DATA |
531 | end virtual |
532 | end virtual |
532 | 533 | ||
533 | struc MEM_STATE |
534 | struc MEM_STATE |
534 | { .mutex rd 1 |
535 | { .mutex rd 1 |
535 | .smallmap rd 1 |
536 | .smallmap rd 1 |
536 | .treemap rd 1 |
537 | .treemap rd 1 |
537 | .topsize rd 1 |
538 | .topsize rd 1 |
538 | .top rd 1 |
539 | .top rd 1 |
539 | .smallbins rd 4*32 |
540 | .smallbins rd 4*32 |
540 | .treebins rd 32 |
541 | .treebins rd 32 |
541 | } |
542 | } |
542 | 543 | ||
543 | struc PG_DATA |
544 | struc PG_DATA |
544 | { .mem_amount dd ? |
545 | { .mem_amount dd ? |
545 | .vesa_mem dd ? |
546 | .vesa_mem dd ? |
546 | .pages_faults dd ? |
547 | .pages_faults dd ? |
547 | .pagemap_size dd ? |
548 | .pagemap_size dd ? |
548 | .kernel_pages dd ? |
549 | .kernel_pages dd ? |
549 | .kernel_tables dd ? |
550 | .kernel_tables dd ? |
550 | .sys_page_dir dd ? |
551 | .sys_page_dir dd ? |
551 | .pg_mutex dd ? |
552 | .pg_mutex dd ? |
552 | } |
553 | } |
553 | 554 | ||
554 | ;struc LIB |
555 | ;struc LIB |
555 | ;{ .lib_name rb 16 |
556 | ;{ .lib_name rb 16 |
556 | ; .lib_base dd ? |
557 | ; .lib_base dd ? |
557 | ; .lib_start dd ? |
558 | ; .lib_start dd ? |
558 | ; .export dd ? |
559 | ; .export dd ? |
559 | ; .import dd ? |
560 | ; .import dd ? |
560 | ;} |
561 | ;} |
561 | 562 | ||
562 | struc SRV |
563 | struc SRV |
563 | { .srv_name rb 16 ;ASCIIZ string |
564 | { .srv_name rb 16 ;ASCIIZ string |
564 | .magic dd ? ;+0x10 ;'SRV ' |
565 | .magic dd ? ;+0x10 ;'SRV ' |
565 | .size dd ? ;+0x14 ;size of structure SRV |
566 | .size dd ? ;+0x14 ;size of structure SRV |
566 | .fd dd ? ;+0x18 ;next SRV descriptor |
567 | .fd dd ? ;+0x18 ;next SRV descriptor |
567 | .bk dd ? ;+0x1C ;prev SRV descriptor |
568 | .bk dd ? ;+0x1C ;prev SRV descriptor |
568 | .base dd ? ;+0x20 ;service base address |
569 | .base dd ? ;+0x20 ;service base address |
569 | .entry dd ? ;+0x24 ;service START function |
570 | .entry dd ? ;+0x24 ;service START function |
570 | .srv_proc dd ? ;+0x28 ;main service handler |
571 | .srv_proc dd ? ;+0x28 ;main service handler |
571 | } |
572 | } |
572 | 573 | ||
573 | SRV_FD_OFFSET equ 0x18 |
574 | SRV_FD_OFFSET equ 0x18 |
574 | SRV_SIZE equ 44 |
575 | SRV_SIZE equ 44 |
575 | 576 | ||
576 | DRV_ENTRY equ 1 |
577 | DRV_ENTRY equ 1 |
577 | DRV_EXIT equ -1 |
578 | DRV_EXIT equ -1 |
578 | 579 | ||
579 | struc COFF_HEADER |
580 | struc COFF_HEADER |
580 | { .machine dw ? |
581 | { .machine dw ? |
581 | .nSections dw ? |
582 | .nSections dw ? |
582 | .DataTime dd ? |
583 | .DataTime dd ? |
583 | .pSymTable dd ? |
584 | .pSymTable dd ? |
584 | .nSymbols dd ? |
585 | .nSymbols dd ? |
585 | .optHeader dw ? |
586 | .optHeader dw ? |
586 | .flags dw ? |
587 | .flags dw ? |
587 | }; |
588 | }; |
588 | 589 | ||
589 | 590 | ||
590 | struc COFF_SECTION |
591 | struc COFF_SECTION |
591 | { .Name rb 8 |
592 | { .Name rb 8 |
592 | .VirtualSize dd ? |
593 | .VirtualSize dd ? |
593 | .VirtualAddress dd ? |
594 | .VirtualAddress dd ? |
594 | .SizeOfRawData dd ? |
595 | .SizeOfRawData dd ? |
595 | .PtrRawData dd ? |
596 | .PtrRawData dd ? |
596 | .PtrReloc dd ? |
597 | .PtrReloc dd ? |
597 | .PtrLinenumbers dd ? |
598 | .PtrLinenumbers dd ? |
598 | .NumReloc dw ? |
599 | .NumReloc dw ? |
599 | .NumLinenum dw ? |
600 | .NumLinenum dw ? |
600 | .Characteristics dd ? |
601 | .Characteristics dd ? |
601 | } |
602 | } |
602 | COFF_SECTION_SIZE equ 40 |
603 | COFF_SECTION_SIZE equ 40 |
603 | 604 | ||
604 | struc COFF_RELOC |
605 | struc COFF_RELOC |
605 | { .VirtualAddress dd ? |
606 | { .VirtualAddress dd ? |
606 | .SymIndex dd ? |
607 | .SymIndex dd ? |
607 | .Type dw ? |
608 | .Type dw ? |
608 | } |
609 | } |
609 | 610 | ||
610 | struc COFF_SYM |
611 | struc COFF_SYM |
611 | { .Name rb 8 |
612 | { .Name rb 8 |
612 | .Value dd ? |
613 | .Value dd ? |
613 | .SectionNumber dw ? |
614 | .SectionNumber dw ? |
614 | .Type dw ? |
615 | .Type dw ? |
615 | .StorageClass db ? |
616 | .StorageClass db ? |
616 | .NumAuxSymbols db ? |
617 | .NumAuxSymbols db ? |
617 | } |
618 | } |
618 | CSYM_SIZE equ 18 |
619 | CSYM_SIZE equ 18 |
619 | 620 | ||
620 | struc IOCTL |
621 | struc IOCTL |
621 | { .handle dd ? |
622 | { .handle dd ? |
622 | .io_code dd ? |
623 | .io_code dd ? |
623 | .input dd ? |
624 | .input dd ? |
624 | .inp_size dd ? |
625 | .inp_size dd ? |
625 | .output dd ? |
626 | .output dd ? |
626 | .out_size dd ? |
627 | .out_size dd ? |
627 | } |
628 | } |
628 | 629 | ||
629 | virtual at 0 |
630 | virtual at 0 |
630 | IOCTL IOCTL |
631 | IOCTL IOCTL |
631 | end virtual |
632 | end virtual |
632 | 633 | ||
633 | ;virtual at 0 |
634 | ;virtual at 0 |
634 | ; LIB LIB |
635 | ; LIB LIB |
635 | ;end virtual |
636 | ;end virtual |
636 | 637 | ||
637 | virtual at 0 |
638 | virtual at 0 |
638 | SRV SRV |
639 | SRV SRV |
639 | end virtual |
640 | end virtual |
640 | 641 | ||
641 | virtual at 0 |
642 | virtual at 0 |
642 | CFH COFF_HEADER |
643 | CFH COFF_HEADER |
643 | end virtual |
644 | end virtual |
644 | 645 | ||
645 | virtual at 0 |
646 | virtual at 0 |
646 | CFS COFF_SECTION |
647 | CFS COFF_SECTION |
647 | end virtual |
648 | end virtual |
648 | 649 | ||
649 | virtual at 0 |
650 | virtual at 0 |
650 | CRELOC COFF_RELOC |
651 | CRELOC COFF_RELOC |
651 | end virtual |
652 | end virtual |
652 | 653 | ||
653 | virtual at 0 |
654 | virtual at 0 |
654 | CSYM COFF_SYM |
655 | CSYM COFF_SYM |
655 | end virtual |
656 | end virtual |