Rev 3764 | Show entire file | Regard whitespace | Details | Blame | Last modification | View Log | RSS feed
Rev 3764 | Rev 5078 | ||
---|---|---|---|
Line 19... | Line 19... | ||
19 | 0x000089A4 VGT_COMPUTE_START_Z |
19 | 0x000089A4 VGT_COMPUTE_START_Z |
20 | 0x000089A8 VGT_COMPUTE_INDEX |
20 | 0x000089A8 VGT_COMPUTE_INDEX |
21 | 0x000089AC VGT_COMPUTE_THREAD_GOURP_SIZE |
21 | 0x000089AC VGT_COMPUTE_THREAD_GOURP_SIZE |
22 | 0x000089B0 VGT_HS_OFFCHIP_PARAM |
22 | 0x000089B0 VGT_HS_OFFCHIP_PARAM |
23 | 0x00008A14 PA_CL_ENHANCE |
23 | 0x00008A14 PA_CL_ENHANCE |
24 | 0x00008A60 PA_SC_LINE_STIPPLE_VALUE |
24 | 0x00008A60 PA_SU_LINE_STIPPLE_VALUE |
25 | 0x00008B10 PA_SC_LINE_STIPPLE_STATE |
25 | 0x00008B10 PA_SC_LINE_STIPPLE_STATE |
26 | 0x00008BF0 PA_SC_ENHANCE |
26 | 0x00008BF0 PA_SC_ENHANCE |
27 | 0x00008D8C SQ_DYN_GPR_CNTL_PS_FLUSH_REQ |
27 | 0x00008D8C SQ_DYN_GPR_CNTL_PS_FLUSH_REQ |
28 | 0x00008D94 SQ_DYN_GPR_SIMD_LOCK_EN |
28 | 0x00008D94 SQ_DYN_GPR_SIMD_LOCK_EN |
29 | 0x00008C00 SQ_CONFIG |
29 | 0x00008C00 SQ_CONFIG |
Line 530... | Line 530... | ||
530 | 0x00028B7C PA_SU_POLY_OFFSET_CLAMP |
530 | 0x00028B7C PA_SU_POLY_OFFSET_CLAMP |
531 | 0x00028B80 PA_SU_POLY_OFFSET_FRONT_SCALE |
531 | 0x00028B80 PA_SU_POLY_OFFSET_FRONT_SCALE |
532 | 0x00028B84 PA_SU_POLY_OFFSET_FRONT_OFFSET |
532 | 0x00028B84 PA_SU_POLY_OFFSET_FRONT_OFFSET |
533 | 0x00028B88 PA_SU_POLY_OFFSET_BACK_SCALE |
533 | 0x00028B88 PA_SU_POLY_OFFSET_BACK_SCALE |
534 | 0x00028B8C PA_SU_POLY_OFFSET_BACK_OFFSET |
534 | 0x00028B8C PA_SU_POLY_OFFSET_BACK_OFFSET |
535 | 0x00028B74 VGT_GS_INSTANCE_CNT |
535 | 0x00028B90 VGT_GS_INSTANCE_CNT |
536 | 0x00028BD4 PA_SC_CENTROID_PRIORITY_0 |
536 | 0x00028BD4 PA_SC_CENTROID_PRIORITY_0 |
537 | 0x00028BD8 PA_SC_CENTROID_PRIORITY_1 |
537 | 0x00028BD8 PA_SC_CENTROID_PRIORITY_1 |
538 | 0x00028BDC PA_SC_LINE_CNTL |
538 | 0x00028BDC PA_SC_LINE_CNTL |
539 | 0x00028BE4 PA_SU_VTX_CNTL |
539 | 0x00028BE4 PA_SU_VTX_CNTL |
540 | 0x00028BE8 PA_CL_GB_VERT_CLIP_ADJ |
540 | 0x00028BE8 PA_CL_GB_VERT_CLIP_ADJ |