Rev 1403 | Rev 2160 | Go to most recent revision | Show entire file | Regard whitespace | Details | Blame | Last modification | View Log | RSS feed
Rev 1403 | Rev 1430 | ||
---|---|---|---|
Line 94... | Line 94... | ||
94 | void radeon_get_clock_info(struct drm_device *dev) |
94 | void radeon_get_clock_info(struct drm_device *dev) |
95 | { |
95 | { |
96 | struct radeon_device *rdev = dev->dev_private; |
96 | struct radeon_device *rdev = dev->dev_private; |
97 | struct radeon_pll *p1pll = &rdev->clock.p1pll; |
97 | struct radeon_pll *p1pll = &rdev->clock.p1pll; |
98 | struct radeon_pll *p2pll = &rdev->clock.p2pll; |
98 | struct radeon_pll *p2pll = &rdev->clock.p2pll; |
- | 99 | struct radeon_pll *dcpll = &rdev->clock.dcpll; |
|
99 | struct radeon_pll *spll = &rdev->clock.spll; |
100 | struct radeon_pll *spll = &rdev->clock.spll; |
100 | struct radeon_pll *mpll = &rdev->clock.mpll; |
101 | struct radeon_pll *mpll = &rdev->clock.mpll; |
101 | int ret; |
102 | int ret; |
Line 102... | Line 103... | ||
102 | 103 | ||
Line 202... | Line 203... | ||
202 | p2pll->max_post_div = 12; |
203 | p2pll->max_post_div = 12; |
203 | p2pll->min_frac_feedback_div = 0; |
204 | p2pll->min_frac_feedback_div = 0; |
204 | p2pll->max_frac_feedback_div = 0; |
205 | p2pll->max_frac_feedback_div = 0; |
205 | } |
206 | } |
Line -... | Line 207... | ||
- | 207 | ||
- | 208 | /* dcpll is DCE4 only */ |
|
- | 209 | dcpll->min_post_div = 2; |
|
- | 210 | dcpll->max_post_div = 0x7f; |
|
- | 211 | dcpll->min_frac_feedback_div = 0; |
|
- | 212 | dcpll->max_frac_feedback_div = 9; |
|
- | 213 | dcpll->min_ref_div = 2; |
|
- | 214 | dcpll->max_ref_div = 0x3ff; |
|
- | 215 | dcpll->min_feedback_div = 4; |
|
- | 216 | dcpll->max_feedback_div = 0xfff; |
|
- | 217 | dcpll->best_vco = 0; |
|
206 | 218 | ||
207 | p1pll->min_ref_div = 2; |
219 | p1pll->min_ref_div = 2; |
208 | p1pll->max_ref_div = 0x3ff; |
220 | p1pll->max_ref_div = 0x3ff; |
209 | p1pll->min_feedback_div = 4; |
221 | p1pll->min_feedback_div = 4; |
210 | p1pll->max_feedback_div = 0x7ff; |
222 | p1pll->max_feedback_div = 0x7ff; |
Line 844... | Line 856... | ||
844 | struct radeon_device *rdev = dev->dev_private; |
856 | struct radeon_device *rdev = dev->dev_private; |
Line 845... | Line 857... | ||
845 | 857 | ||
Line 846... | Line 858... | ||
846 | /* XXX make sure engine is idle */ |
858 | /* XXX make sure engine is idle */ |
847 | 859 | ||
- | 860 | if (radeon_dynclks != -1) { |
|
848 | if (radeon_dynclks != -1) { |
861 | if (radeon_dynclks) { |
849 | if (radeon_dynclks) |
862 | if (rdev->asic->set_clock_gating) |
- | 863 | radeon_set_clock_gating(rdev, 1); |
|
850 | radeon_set_clock_gating(rdev, 1); |
864 | } |
851 | } |
865 | } |
852 | radeon_apply_clock_quirks(rdev); |
866 | radeon_apply_clock_quirks(rdev); |