Rev 1246 | Rev 1313 | Go to most recent revision | Only display areas with differences | Regard whitespace | Details | Blame | Last modification | View Log | RSS feed
Rev 1246 | Rev 1268 | ||
---|---|---|---|
1 | /* |
1 | /* |
2 | * Copyright 2008 Advanced Micro Devices, Inc. |
2 | * Copyright 2008 Advanced Micro Devices, Inc. |
3 | * Copyright 2008 Red Hat Inc. |
3 | * Copyright 2008 Red Hat Inc. |
4 | * Copyright 2009 Jerome Glisse. |
4 | * Copyright 2009 Jerome Glisse. |
5 | * |
5 | * |
6 | * Permission is hereby granted, free of charge, to any person obtaining a |
6 | * Permission is hereby granted, free of charge, to any person obtaining a |
7 | * copy of this software and associated documentation files (the "Software"), |
7 | * copy of this software and associated documentation files (the "Software"), |
8 | * to deal in the Software without restriction, including without limitation |
8 | * to deal in the Software without restriction, including without limitation |
9 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, |
9 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, |
10 | * and/or sell copies of the Software, and to permit persons to whom the |
10 | * and/or sell copies of the Software, and to permit persons to whom the |
11 | * Software is furnished to do so, subject to the following conditions: |
11 | * Software is furnished to do so, subject to the following conditions: |
12 | * |
12 | * |
13 | * The above copyright notice and this permission notice shall be included in |
13 | * The above copyright notice and this permission notice shall be included in |
14 | * all copies or substantial portions of the Software. |
14 | * all copies or substantial portions of the Software. |
15 | * |
15 | * |
16 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR |
16 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR |
17 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, |
17 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, |
18 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL |
18 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL |
19 | * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR |
19 | * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR |
20 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, |
20 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, |
21 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR |
21 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR |
22 | * OTHER DEALINGS IN THE SOFTWARE. |
22 | * OTHER DEALINGS IN THE SOFTWARE. |
23 | * |
23 | * |
24 | * Authors: Dave Airlie |
24 | * Authors: Dave Airlie |
25 | * Alex Deucher |
25 | * Alex Deucher |
26 | * Jerome Glisse |
26 | * Jerome Glisse |
27 | */ |
27 | */ |
28 | #include |
28 | #include |
29 | #include |
29 | #include |
30 | #include "drmP.h" |
30 | #include "drmP.h" |
31 | #include "radeon_drm.h" |
31 | #include "radeon_drm.h" |
32 | #include "radeon.h" |
32 | #include "radeon.h" |
33 | #include "radeon_mode.h" |
33 | #include "radeon_mode.h" |
34 | #include "r600d.h" |
34 | #include "r600d.h" |
35 | #include "atom.h" |
35 | #include "atom.h" |
36 | #include "avivod.h" |
36 | #include "avivod.h" |
37 | 37 | ||
38 | #define PFP_UCODE_SIZE 576 |
38 | #define PFP_UCODE_SIZE 576 |
39 | #define PM4_UCODE_SIZE 1792 |
39 | #define PM4_UCODE_SIZE 1792 |
40 | #define R700_PFP_UCODE_SIZE 848 |
40 | #define R700_PFP_UCODE_SIZE 848 |
41 | #define R700_PM4_UCODE_SIZE 1360 |
41 | #define R700_PM4_UCODE_SIZE 1360 |
42 | 42 | ||
43 | /* Firmware Names */ |
43 | /* Firmware Names */ |
44 | MODULE_FIRMWARE("radeon/R600_pfp.bin"); |
44 | MODULE_FIRMWARE("radeon/R600_pfp.bin"); |
45 | MODULE_FIRMWARE("radeon/R600_me.bin"); |
45 | MODULE_FIRMWARE("radeon/R600_me.bin"); |
46 | MODULE_FIRMWARE("radeon/RV610_pfp.bin"); |
46 | MODULE_FIRMWARE("radeon/RV610_pfp.bin"); |
47 | MODULE_FIRMWARE("radeon/RV610_me.bin"); |
47 | MODULE_FIRMWARE("radeon/RV610_me.bin"); |
48 | MODULE_FIRMWARE("radeon/RV630_pfp.bin"); |
48 | MODULE_FIRMWARE("radeon/RV630_pfp.bin"); |
49 | MODULE_FIRMWARE("radeon/RV630_me.bin"); |
49 | MODULE_FIRMWARE("radeon/RV630_me.bin"); |
50 | MODULE_FIRMWARE("radeon/RV620_pfp.bin"); |
50 | MODULE_FIRMWARE("radeon/RV620_pfp.bin"); |
51 | MODULE_FIRMWARE("radeon/RV620_me.bin"); |
51 | MODULE_FIRMWARE("radeon/RV620_me.bin"); |
52 | MODULE_FIRMWARE("radeon/RV635_pfp.bin"); |
52 | MODULE_FIRMWARE("radeon/RV635_pfp.bin"); |
53 | MODULE_FIRMWARE("radeon/RV635_me.bin"); |
53 | MODULE_FIRMWARE("radeon/RV635_me.bin"); |
54 | MODULE_FIRMWARE("radeon/RV670_pfp.bin"); |
54 | MODULE_FIRMWARE("radeon/RV670_pfp.bin"); |
55 | MODULE_FIRMWARE("radeon/RV670_me.bin"); |
55 | MODULE_FIRMWARE("radeon/RV670_me.bin"); |
56 | MODULE_FIRMWARE("radeon/RS780_pfp.bin"); |
56 | MODULE_FIRMWARE("radeon/RS780_pfp.bin"); |
57 | MODULE_FIRMWARE("radeon/RS780_me.bin"); |
57 | MODULE_FIRMWARE("radeon/RS780_me.bin"); |
58 | MODULE_FIRMWARE("radeon/RV770_pfp.bin"); |
58 | MODULE_FIRMWARE("radeon/RV770_pfp.bin"); |
59 | MODULE_FIRMWARE("radeon/RV770_me.bin"); |
59 | MODULE_FIRMWARE("radeon/RV770_me.bin"); |
60 | MODULE_FIRMWARE("radeon/RV730_pfp.bin"); |
60 | MODULE_FIRMWARE("radeon/RV730_pfp.bin"); |
61 | MODULE_FIRMWARE("radeon/RV730_me.bin"); |
61 | MODULE_FIRMWARE("radeon/RV730_me.bin"); |
62 | MODULE_FIRMWARE("radeon/RV710_pfp.bin"); |
62 | MODULE_FIRMWARE("radeon/RV710_pfp.bin"); |
63 | MODULE_FIRMWARE("radeon/RV710_me.bin"); |
63 | MODULE_FIRMWARE("radeon/RV710_me.bin"); |
64 | 64 | ||
65 | int r600_debugfs_mc_info_init(struct radeon_device *rdev); |
65 | int r600_debugfs_mc_info_init(struct radeon_device *rdev); |
66 | 66 | ||
67 | /* r600,rv610,rv630,rv620,rv635,rv670 */ |
67 | /* r600,rv610,rv630,rv620,rv635,rv670 */ |
68 | int r600_mc_wait_for_idle(struct radeon_device *rdev); |
68 | int r600_mc_wait_for_idle(struct radeon_device *rdev); |
69 | void r600_gpu_init(struct radeon_device *rdev); |
69 | void r600_gpu_init(struct radeon_device *rdev); |
70 | void r600_fini(struct radeon_device *rdev); |
70 | void r600_fini(struct radeon_device *rdev); |
71 | 71 | ||
72 | /* |
72 | /* |
73 | * R600 PCIE GART |
73 | * R600 PCIE GART |
74 | */ |
74 | */ |
75 | int r600_gart_clear_page(struct radeon_device *rdev, int i) |
75 | int r600_gart_clear_page(struct radeon_device *rdev, int i) |
76 | { |
76 | { |
77 | void __iomem *ptr = (void *)rdev->gart.table.vram.ptr; |
77 | void __iomem *ptr = (void *)rdev->gart.table.vram.ptr; |
78 | u64 pte; |
78 | u64 pte; |
79 | 79 | ||
80 | if (i < 0 || i > rdev->gart.num_gpu_pages) |
80 | if (i < 0 || i > rdev->gart.num_gpu_pages) |
81 | return -EINVAL; |
81 | return -EINVAL; |
82 | pte = 0; |
82 | pte = 0; |
83 | writeq(pte, ((void __iomem *)ptr) + (i * 8)); |
83 | writeq(pte, ((void __iomem *)ptr) + (i * 8)); |
84 | return 0; |
84 | return 0; |
85 | } |
85 | } |
86 | 86 | ||
87 | void r600_pcie_gart_tlb_flush(struct radeon_device *rdev) |
87 | void r600_pcie_gart_tlb_flush(struct radeon_device *rdev) |
88 | { |
88 | { |
89 | unsigned i; |
89 | unsigned i; |
90 | u32 tmp; |
90 | u32 tmp; |
91 | 91 | ||
92 | WREG32(VM_CONTEXT0_INVALIDATION_LOW_ADDR, rdev->mc.gtt_start >> 12); |
92 | WREG32(VM_CONTEXT0_INVALIDATION_LOW_ADDR, rdev->mc.gtt_start >> 12); |
93 | WREG32(VM_CONTEXT0_INVALIDATION_HIGH_ADDR, (rdev->mc.gtt_end - 1) >> 12); |
93 | WREG32(VM_CONTEXT0_INVALIDATION_HIGH_ADDR, (rdev->mc.gtt_end - 1) >> 12); |
94 | WREG32(VM_CONTEXT0_REQUEST_RESPONSE, REQUEST_TYPE(1)); |
94 | WREG32(VM_CONTEXT0_REQUEST_RESPONSE, REQUEST_TYPE(1)); |
95 | for (i = 0; i < rdev->usec_timeout; i++) { |
95 | for (i = 0; i < rdev->usec_timeout; i++) { |
96 | /* read MC_STATUS */ |
96 | /* read MC_STATUS */ |
97 | tmp = RREG32(VM_CONTEXT0_REQUEST_RESPONSE); |
97 | tmp = RREG32(VM_CONTEXT0_REQUEST_RESPONSE); |
98 | tmp = (tmp & RESPONSE_TYPE_MASK) >> RESPONSE_TYPE_SHIFT; |
98 | tmp = (tmp & RESPONSE_TYPE_MASK) >> RESPONSE_TYPE_SHIFT; |
99 | if (tmp == 2) { |
99 | if (tmp == 2) { |
100 | printk(KERN_WARNING "[drm] r600 flush TLB failed\n"); |
100 | printk(KERN_WARNING "[drm] r600 flush TLB failed\n"); |
101 | return; |
101 | return; |
102 | } |
102 | } |
103 | if (tmp) { |
103 | if (tmp) { |
104 | return; |
104 | return; |
105 | } |
105 | } |
106 | udelay(1); |
106 | udelay(1); |
107 | } |
107 | } |
108 | } |
108 | } |
109 | 109 | ||
110 | int r600_pcie_gart_init(struct radeon_device *rdev) |
110 | int r600_pcie_gart_init(struct radeon_device *rdev) |
111 | { |
111 | { |
112 | int r; |
112 | int r; |
113 | 113 | ||
114 | if (rdev->gart.table.vram.robj) { |
114 | if (rdev->gart.table.vram.robj) { |
115 | WARN(1, "R600 PCIE GART already initialized.\n"); |
115 | WARN(1, "R600 PCIE GART already initialized.\n"); |
116 | return 0; |
116 | return 0; |
117 | } |
117 | } |
118 | /* Initialize common gart structure */ |
118 | /* Initialize common gart structure */ |
119 | r = radeon_gart_init(rdev); |
119 | r = radeon_gart_init(rdev); |
120 | if (r) |
120 | if (r) |
121 | return r; |
121 | return r; |
122 | rdev->gart.table_size = rdev->gart.num_gpu_pages * 8; |
122 | rdev->gart.table_size = rdev->gart.num_gpu_pages * 8; |
123 | return radeon_gart_table_vram_alloc(rdev); |
123 | return radeon_gart_table_vram_alloc(rdev); |
124 | } |
124 | } |
125 | 125 | ||
126 | int r600_pcie_gart_enable(struct radeon_device *rdev) |
126 | int r600_pcie_gart_enable(struct radeon_device *rdev) |
127 | { |
127 | { |
128 | u32 tmp; |
128 | u32 tmp; |
129 | int r, i; |
129 | int r, i; |
130 | 130 | ||
131 | if (rdev->gart.table.vram.robj == NULL) { |
131 | if (rdev->gart.table.vram.robj == NULL) { |
132 | dev_err(rdev->dev, "No VRAM object for PCIE GART.\n"); |
132 | dev_err(rdev->dev, "No VRAM object for PCIE GART.\n"); |
133 | return -EINVAL; |
133 | return -EINVAL; |
134 | } |
134 | } |
135 | r = radeon_gart_table_vram_pin(rdev); |
135 | r = radeon_gart_table_vram_pin(rdev); |
136 | if (r) |
136 | if (r) |
137 | return r; |
137 | return r; |
138 | 138 | ||
139 | /* Setup L2 cache */ |
139 | /* Setup L2 cache */ |
140 | WREG32(VM_L2_CNTL, ENABLE_L2_CACHE | ENABLE_L2_FRAGMENT_PROCESSING | |
140 | WREG32(VM_L2_CNTL, ENABLE_L2_CACHE | ENABLE_L2_FRAGMENT_PROCESSING | |
141 | ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE | |
141 | ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE | |
142 | EFFECTIVE_L2_QUEUE_SIZE(7)); |
142 | EFFECTIVE_L2_QUEUE_SIZE(7)); |
143 | WREG32(VM_L2_CNTL2, 0); |
143 | WREG32(VM_L2_CNTL2, 0); |
144 | WREG32(VM_L2_CNTL3, BANK_SELECT_0(0) | BANK_SELECT_1(1)); |
144 | WREG32(VM_L2_CNTL3, BANK_SELECT_0(0) | BANK_SELECT_1(1)); |
145 | /* Setup TLB control */ |
145 | /* Setup TLB control */ |
146 | tmp = ENABLE_L1_TLB | ENABLE_L1_FRAGMENT_PROCESSING | |
146 | tmp = ENABLE_L1_TLB | ENABLE_L1_FRAGMENT_PROCESSING | |
147 | SYSTEM_ACCESS_MODE_NOT_IN_SYS | |
147 | SYSTEM_ACCESS_MODE_NOT_IN_SYS | |
148 | EFFECTIVE_L1_TLB_SIZE(5) | EFFECTIVE_L1_QUEUE_SIZE(5) | |
148 | EFFECTIVE_L1_TLB_SIZE(5) | EFFECTIVE_L1_QUEUE_SIZE(5) | |
149 | ENABLE_WAIT_L2_QUERY; |
149 | ENABLE_WAIT_L2_QUERY; |
150 | WREG32(MC_VM_L1_TLB_MCB_RD_SYS_CNTL, tmp); |
150 | WREG32(MC_VM_L1_TLB_MCB_RD_SYS_CNTL, tmp); |
151 | WREG32(MC_VM_L1_TLB_MCB_WR_SYS_CNTL, tmp); |
151 | WREG32(MC_VM_L1_TLB_MCB_WR_SYS_CNTL, tmp); |
152 | WREG32(MC_VM_L1_TLB_MCB_RD_HDP_CNTL, tmp | ENABLE_L1_STRICT_ORDERING); |
152 | WREG32(MC_VM_L1_TLB_MCB_RD_HDP_CNTL, tmp | ENABLE_L1_STRICT_ORDERING); |
153 | WREG32(MC_VM_L1_TLB_MCB_WR_HDP_CNTL, tmp); |
153 | WREG32(MC_VM_L1_TLB_MCB_WR_HDP_CNTL, tmp); |
154 | WREG32(MC_VM_L1_TLB_MCD_RD_A_CNTL, tmp); |
154 | WREG32(MC_VM_L1_TLB_MCD_RD_A_CNTL, tmp); |
155 | WREG32(MC_VM_L1_TLB_MCD_WR_A_CNTL, tmp); |
155 | WREG32(MC_VM_L1_TLB_MCD_WR_A_CNTL, tmp); |
156 | WREG32(MC_VM_L1_TLB_MCD_RD_B_CNTL, tmp); |
156 | WREG32(MC_VM_L1_TLB_MCD_RD_B_CNTL, tmp); |
157 | WREG32(MC_VM_L1_TLB_MCD_WR_B_CNTL, tmp); |
157 | WREG32(MC_VM_L1_TLB_MCD_WR_B_CNTL, tmp); |
158 | WREG32(MC_VM_L1_TLB_MCB_RD_GFX_CNTL, tmp); |
158 | WREG32(MC_VM_L1_TLB_MCB_RD_GFX_CNTL, tmp); |
159 | WREG32(MC_VM_L1_TLB_MCB_WR_GFX_CNTL, tmp); |
159 | WREG32(MC_VM_L1_TLB_MCB_WR_GFX_CNTL, tmp); |
160 | WREG32(MC_VM_L1_TLB_MCB_RD_PDMA_CNTL, tmp); |
160 | WREG32(MC_VM_L1_TLB_MCB_RD_PDMA_CNTL, tmp); |
161 | WREG32(MC_VM_L1_TLB_MCB_WR_PDMA_CNTL, tmp); |
161 | WREG32(MC_VM_L1_TLB_MCB_WR_PDMA_CNTL, tmp); |
162 | WREG32(MC_VM_L1_TLB_MCB_RD_SEM_CNTL, tmp | ENABLE_SEMAPHORE_MODE); |
162 | WREG32(MC_VM_L1_TLB_MCB_RD_SEM_CNTL, tmp | ENABLE_SEMAPHORE_MODE); |
163 | WREG32(MC_VM_L1_TLB_MCB_WR_SEM_CNTL, tmp | ENABLE_SEMAPHORE_MODE); |
163 | WREG32(MC_VM_L1_TLB_MCB_WR_SEM_CNTL, tmp | ENABLE_SEMAPHORE_MODE); |
164 | WREG32(VM_CONTEXT0_PAGE_TABLE_START_ADDR, rdev->mc.gtt_start >> 12); |
164 | WREG32(VM_CONTEXT0_PAGE_TABLE_START_ADDR, rdev->mc.gtt_start >> 12); |
165 | WREG32(VM_CONTEXT0_PAGE_TABLE_END_ADDR, rdev->mc.gtt_end >> 12); |
165 | WREG32(VM_CONTEXT0_PAGE_TABLE_END_ADDR, rdev->mc.gtt_end >> 12); |
166 | WREG32(VM_CONTEXT0_PAGE_TABLE_BASE_ADDR, rdev->gart.table_addr >> 12); |
166 | WREG32(VM_CONTEXT0_PAGE_TABLE_BASE_ADDR, rdev->gart.table_addr >> 12); |
167 | WREG32(VM_CONTEXT0_CNTL, ENABLE_CONTEXT | PAGE_TABLE_DEPTH(0) | |
167 | WREG32(VM_CONTEXT0_CNTL, ENABLE_CONTEXT | PAGE_TABLE_DEPTH(0) | |
168 | RANGE_PROTECTION_FAULT_ENABLE_DEFAULT); |
168 | RANGE_PROTECTION_FAULT_ENABLE_DEFAULT); |
169 | WREG32(VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR, |
169 | WREG32(VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR, |
170 | (u32)(rdev->dummy_page.addr >> 12)); |
170 | (u32)(rdev->dummy_page.addr >> 12)); |
171 | for (i = 1; i < 7; i++) |
171 | for (i = 1; i < 7; i++) |
172 | WREG32(VM_CONTEXT0_CNTL + (i * 4), 0); |
172 | WREG32(VM_CONTEXT0_CNTL + (i * 4), 0); |
173 | 173 | ||
174 | r600_pcie_gart_tlb_flush(rdev); |
174 | r600_pcie_gart_tlb_flush(rdev); |
175 | rdev->gart.ready = true; |
175 | rdev->gart.ready = true; |
176 | return 0; |
176 | return 0; |
177 | } |
177 | } |
178 | 178 | ||
179 | void r600_pcie_gart_disable(struct radeon_device *rdev) |
179 | void r600_pcie_gart_disable(struct radeon_device *rdev) |
180 | { |
180 | { |
181 | u32 tmp; |
181 | u32 tmp; |
182 | int i; |
182 | int i; |
183 | 183 | ||
184 | /* Disable all tables */ |
184 | /* Disable all tables */ |
185 | for (i = 0; i < 7; i++) |
185 | for (i = 0; i < 7; i++) |
186 | WREG32(VM_CONTEXT0_CNTL + (i * 4), 0); |
186 | WREG32(VM_CONTEXT0_CNTL + (i * 4), 0); |
187 | 187 | ||
188 | /* Disable L2 cache */ |
188 | /* Disable L2 cache */ |
189 | WREG32(VM_L2_CNTL, ENABLE_L2_FRAGMENT_PROCESSING | |
189 | WREG32(VM_L2_CNTL, ENABLE_L2_FRAGMENT_PROCESSING | |
190 | EFFECTIVE_L2_QUEUE_SIZE(7)); |
190 | EFFECTIVE_L2_QUEUE_SIZE(7)); |
191 | WREG32(VM_L2_CNTL3, BANK_SELECT_0(0) | BANK_SELECT_1(1)); |
191 | WREG32(VM_L2_CNTL3, BANK_SELECT_0(0) | BANK_SELECT_1(1)); |
192 | /* Setup L1 TLB control */ |
192 | /* Setup L1 TLB control */ |
193 | tmp = EFFECTIVE_L1_TLB_SIZE(5) | EFFECTIVE_L1_QUEUE_SIZE(5) | |
193 | tmp = EFFECTIVE_L1_TLB_SIZE(5) | EFFECTIVE_L1_QUEUE_SIZE(5) | |
194 | ENABLE_WAIT_L2_QUERY; |
194 | ENABLE_WAIT_L2_QUERY; |
195 | WREG32(MC_VM_L1_TLB_MCD_RD_A_CNTL, tmp); |
195 | WREG32(MC_VM_L1_TLB_MCD_RD_A_CNTL, tmp); |
196 | WREG32(MC_VM_L1_TLB_MCD_WR_A_CNTL, tmp); |
196 | WREG32(MC_VM_L1_TLB_MCD_WR_A_CNTL, tmp); |
197 | WREG32(MC_VM_L1_TLB_MCD_RD_B_CNTL, tmp); |
197 | WREG32(MC_VM_L1_TLB_MCD_RD_B_CNTL, tmp); |
198 | WREG32(MC_VM_L1_TLB_MCD_WR_B_CNTL, tmp); |
198 | WREG32(MC_VM_L1_TLB_MCD_WR_B_CNTL, tmp); |
199 | WREG32(MC_VM_L1_TLB_MCB_RD_GFX_CNTL, tmp); |
199 | WREG32(MC_VM_L1_TLB_MCB_RD_GFX_CNTL, tmp); |
200 | WREG32(MC_VM_L1_TLB_MCB_WR_GFX_CNTL, tmp); |
200 | WREG32(MC_VM_L1_TLB_MCB_WR_GFX_CNTL, tmp); |
201 | WREG32(MC_VM_L1_TLB_MCB_RD_PDMA_CNTL, tmp); |
201 | WREG32(MC_VM_L1_TLB_MCB_RD_PDMA_CNTL, tmp); |
202 | WREG32(MC_VM_L1_TLB_MCB_WR_PDMA_CNTL, tmp); |
202 | WREG32(MC_VM_L1_TLB_MCB_WR_PDMA_CNTL, tmp); |
203 | WREG32(MC_VM_L1_TLB_MCB_RD_SEM_CNTL, tmp); |
203 | WREG32(MC_VM_L1_TLB_MCB_RD_SEM_CNTL, tmp); |
204 | WREG32(MC_VM_L1_TLB_MCB_WR_SEM_CNTL, tmp); |
204 | WREG32(MC_VM_L1_TLB_MCB_WR_SEM_CNTL, tmp); |
205 | WREG32(MC_VM_L1_TLB_MCB_RD_SYS_CNTL, tmp); |
205 | WREG32(MC_VM_L1_TLB_MCB_RD_SYS_CNTL, tmp); |
206 | WREG32(MC_VM_L1_TLB_MCB_WR_SYS_CNTL, tmp); |
206 | WREG32(MC_VM_L1_TLB_MCB_WR_SYS_CNTL, tmp); |
207 | WREG32(MC_VM_L1_TLB_MCB_RD_HDP_CNTL, tmp); |
207 | WREG32(MC_VM_L1_TLB_MCB_RD_HDP_CNTL, tmp); |
208 | WREG32(MC_VM_L1_TLB_MCB_WR_HDP_CNTL, tmp); |
208 | WREG32(MC_VM_L1_TLB_MCB_WR_HDP_CNTL, tmp); |
209 | if (rdev->gart.table.vram.robj) { |
209 | if (rdev->gart.table.vram.robj) { |
210 | // radeon_object_kunmap(rdev->gart.table.vram.robj); |
210 | // radeon_object_kunmap(rdev->gart.table.vram.robj); |
211 | // radeon_object_unpin(rdev->gart.table.vram.robj); |
211 | // radeon_object_unpin(rdev->gart.table.vram.robj); |
212 | } |
212 | } |
213 | } |
213 | } |
214 | 214 | ||
215 | void r600_pcie_gart_fini(struct radeon_device *rdev) |
215 | void r600_pcie_gart_fini(struct radeon_device *rdev) |
216 | { |
216 | { |
217 | r600_pcie_gart_disable(rdev); |
217 | r600_pcie_gart_disable(rdev); |
218 | radeon_gart_table_vram_free(rdev); |
218 | radeon_gart_table_vram_free(rdev); |
219 | radeon_gart_fini(rdev); |
219 | radeon_gart_fini(rdev); |
220 | } |
220 | } |
221 | 221 | ||
222 | void r600_agp_enable(struct radeon_device *rdev) |
222 | void r600_agp_enable(struct radeon_device *rdev) |
223 | { |
223 | { |
224 | u32 tmp; |
224 | u32 tmp; |
225 | int i; |
225 | int i; |
226 | 226 | ||
227 | /* Setup L2 cache */ |
227 | /* Setup L2 cache */ |
228 | WREG32(VM_L2_CNTL, ENABLE_L2_CACHE | ENABLE_L2_FRAGMENT_PROCESSING | |
228 | WREG32(VM_L2_CNTL, ENABLE_L2_CACHE | ENABLE_L2_FRAGMENT_PROCESSING | |
229 | ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE | |
229 | ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE | |
230 | EFFECTIVE_L2_QUEUE_SIZE(7)); |
230 | EFFECTIVE_L2_QUEUE_SIZE(7)); |
231 | WREG32(VM_L2_CNTL2, 0); |
231 | WREG32(VM_L2_CNTL2, 0); |
232 | WREG32(VM_L2_CNTL3, BANK_SELECT_0(0) | BANK_SELECT_1(1)); |
232 | WREG32(VM_L2_CNTL3, BANK_SELECT_0(0) | BANK_SELECT_1(1)); |
233 | /* Setup TLB control */ |
233 | /* Setup TLB control */ |
234 | tmp = ENABLE_L1_TLB | ENABLE_L1_FRAGMENT_PROCESSING | |
234 | tmp = ENABLE_L1_TLB | ENABLE_L1_FRAGMENT_PROCESSING | |
235 | SYSTEM_ACCESS_MODE_NOT_IN_SYS | |
235 | SYSTEM_ACCESS_MODE_NOT_IN_SYS | |
236 | EFFECTIVE_L1_TLB_SIZE(5) | EFFECTIVE_L1_QUEUE_SIZE(5) | |
236 | EFFECTIVE_L1_TLB_SIZE(5) | EFFECTIVE_L1_QUEUE_SIZE(5) | |
237 | ENABLE_WAIT_L2_QUERY; |
237 | ENABLE_WAIT_L2_QUERY; |
238 | WREG32(MC_VM_L1_TLB_MCB_RD_SYS_CNTL, tmp); |
238 | WREG32(MC_VM_L1_TLB_MCB_RD_SYS_CNTL, tmp); |
239 | WREG32(MC_VM_L1_TLB_MCB_WR_SYS_CNTL, tmp); |
239 | WREG32(MC_VM_L1_TLB_MCB_WR_SYS_CNTL, tmp); |
240 | WREG32(MC_VM_L1_TLB_MCB_RD_HDP_CNTL, tmp | ENABLE_L1_STRICT_ORDERING); |
240 | WREG32(MC_VM_L1_TLB_MCB_RD_HDP_CNTL, tmp | ENABLE_L1_STRICT_ORDERING); |
241 | WREG32(MC_VM_L1_TLB_MCB_WR_HDP_CNTL, tmp); |
241 | WREG32(MC_VM_L1_TLB_MCB_WR_HDP_CNTL, tmp); |
242 | WREG32(MC_VM_L1_TLB_MCD_RD_A_CNTL, tmp); |
242 | WREG32(MC_VM_L1_TLB_MCD_RD_A_CNTL, tmp); |
243 | WREG32(MC_VM_L1_TLB_MCD_WR_A_CNTL, tmp); |
243 | WREG32(MC_VM_L1_TLB_MCD_WR_A_CNTL, tmp); |
244 | WREG32(MC_VM_L1_TLB_MCD_RD_B_CNTL, tmp); |
244 | WREG32(MC_VM_L1_TLB_MCD_RD_B_CNTL, tmp); |
245 | WREG32(MC_VM_L1_TLB_MCD_WR_B_CNTL, tmp); |
245 | WREG32(MC_VM_L1_TLB_MCD_WR_B_CNTL, tmp); |
246 | WREG32(MC_VM_L1_TLB_MCB_RD_GFX_CNTL, tmp); |
246 | WREG32(MC_VM_L1_TLB_MCB_RD_GFX_CNTL, tmp); |
247 | WREG32(MC_VM_L1_TLB_MCB_WR_GFX_CNTL, tmp); |
247 | WREG32(MC_VM_L1_TLB_MCB_WR_GFX_CNTL, tmp); |
248 | WREG32(MC_VM_L1_TLB_MCB_RD_PDMA_CNTL, tmp); |
248 | WREG32(MC_VM_L1_TLB_MCB_RD_PDMA_CNTL, tmp); |
249 | WREG32(MC_VM_L1_TLB_MCB_WR_PDMA_CNTL, tmp); |
249 | WREG32(MC_VM_L1_TLB_MCB_WR_PDMA_CNTL, tmp); |
250 | WREG32(MC_VM_L1_TLB_MCB_RD_SEM_CNTL, tmp | ENABLE_SEMAPHORE_MODE); |
250 | WREG32(MC_VM_L1_TLB_MCB_RD_SEM_CNTL, tmp | ENABLE_SEMAPHORE_MODE); |
251 | WREG32(MC_VM_L1_TLB_MCB_WR_SEM_CNTL, tmp | ENABLE_SEMAPHORE_MODE); |
251 | WREG32(MC_VM_L1_TLB_MCB_WR_SEM_CNTL, tmp | ENABLE_SEMAPHORE_MODE); |
252 | for (i = 0; i < 7; i++) |
252 | for (i = 0; i < 7; i++) |
253 | WREG32(VM_CONTEXT0_CNTL + (i * 4), 0); |
253 | WREG32(VM_CONTEXT0_CNTL + (i * 4), 0); |
254 | } |
254 | } |
255 | 255 | ||
256 | int r600_mc_wait_for_idle(struct radeon_device *rdev) |
256 | int r600_mc_wait_for_idle(struct radeon_device *rdev) |
257 | { |
257 | { |
258 | unsigned i; |
258 | unsigned i; |
259 | u32 tmp; |
259 | u32 tmp; |
260 | 260 | ||
261 | for (i = 0; i < rdev->usec_timeout; i++) { |
261 | for (i = 0; i < rdev->usec_timeout; i++) { |
262 | /* read MC_STATUS */ |
262 | /* read MC_STATUS */ |
263 | tmp = RREG32(R_000E50_SRBM_STATUS) & 0x3F00; |
263 | tmp = RREG32(R_000E50_SRBM_STATUS) & 0x3F00; |
264 | if (!tmp) |
264 | if (!tmp) |
265 | return 0; |
265 | return 0; |
266 | udelay(1); |
266 | udelay(1); |
267 | } |
267 | } |
268 | return -1; |
268 | return -1; |
269 | } |
269 | } |
270 | 270 | ||
271 | static void r600_mc_program(struct radeon_device *rdev) |
271 | static void r600_mc_program(struct radeon_device *rdev) |
272 | { |
272 | { |
273 | struct rv515_mc_save save; |
273 | struct rv515_mc_save save; |
274 | u32 tmp; |
274 | u32 tmp; |
275 | int i, j; |
275 | int i, j; |
276 | 276 | ||
277 | /* Initialize HDP */ |
277 | /* Initialize HDP */ |
278 | for (i = 0, j = 0; i < 32; i++, j += 0x18) { |
278 | for (i = 0, j = 0; i < 32; i++, j += 0x18) { |
279 | WREG32((0x2c14 + j), 0x00000000); |
279 | WREG32((0x2c14 + j), 0x00000000); |
280 | WREG32((0x2c18 + j), 0x00000000); |
280 | WREG32((0x2c18 + j), 0x00000000); |
281 | WREG32((0x2c1c + j), 0x00000000); |
281 | WREG32((0x2c1c + j), 0x00000000); |
282 | WREG32((0x2c20 + j), 0x00000000); |
282 | WREG32((0x2c20 + j), 0x00000000); |
283 | WREG32((0x2c24 + j), 0x00000000); |
283 | WREG32((0x2c24 + j), 0x00000000); |
284 | } |
284 | } |
285 | WREG32(HDP_REG_COHERENCY_FLUSH_CNTL, 0); |
285 | WREG32(HDP_REG_COHERENCY_FLUSH_CNTL, 0); |
286 | 286 | ||
287 | rv515_mc_stop(rdev, &save); |
287 | rv515_mc_stop(rdev, &save); |
288 | if (r600_mc_wait_for_idle(rdev)) { |
288 | if (r600_mc_wait_for_idle(rdev)) { |
289 | dev_warn(rdev->dev, "Wait for MC idle timedout !\n"); |
289 | dev_warn(rdev->dev, "Wait for MC idle timedout !\n"); |
290 | } |
290 | } |
291 | /* Lockout access through VGA aperture (doesn't exist before R600) */ |
291 | /* Lockout access through VGA aperture (doesn't exist before R600) */ |
292 | WREG32(VGA_HDP_CONTROL, VGA_MEMORY_DISABLE); |
292 | WREG32(VGA_HDP_CONTROL, VGA_MEMORY_DISABLE); |
293 | /* Update configuration */ |
293 | /* Update configuration */ |
294 | if (rdev->flags & RADEON_IS_AGP) { |
294 | if (rdev->flags & RADEON_IS_AGP) { |
295 | if (rdev->mc.vram_start < rdev->mc.gtt_start) { |
295 | if (rdev->mc.vram_start < rdev->mc.gtt_start) { |
296 | /* VRAM before AGP */ |
296 | /* VRAM before AGP */ |
297 | WREG32(MC_VM_SYSTEM_APERTURE_LOW_ADDR, |
297 | WREG32(MC_VM_SYSTEM_APERTURE_LOW_ADDR, |
298 | rdev->mc.vram_start >> 12); |
298 | rdev->mc.vram_start >> 12); |
299 | WREG32(MC_VM_SYSTEM_APERTURE_HIGH_ADDR, |
299 | WREG32(MC_VM_SYSTEM_APERTURE_HIGH_ADDR, |
300 | rdev->mc.gtt_end >> 12); |
300 | rdev->mc.gtt_end >> 12); |
301 | } else { |
301 | } else { |
302 | /* VRAM after AGP */ |
302 | /* VRAM after AGP */ |
303 | WREG32(MC_VM_SYSTEM_APERTURE_LOW_ADDR, |
303 | WREG32(MC_VM_SYSTEM_APERTURE_LOW_ADDR, |
304 | rdev->mc.gtt_start >> 12); |
304 | rdev->mc.gtt_start >> 12); |
305 | WREG32(MC_VM_SYSTEM_APERTURE_HIGH_ADDR, |
305 | WREG32(MC_VM_SYSTEM_APERTURE_HIGH_ADDR, |
306 | rdev->mc.vram_end >> 12); |
306 | rdev->mc.vram_end >> 12); |
307 | } |
307 | } |
308 | } else { |
308 | } else { |
309 | WREG32(MC_VM_SYSTEM_APERTURE_LOW_ADDR, rdev->mc.vram_start >> 12); |
309 | WREG32(MC_VM_SYSTEM_APERTURE_LOW_ADDR, rdev->mc.vram_start >> 12); |
310 | WREG32(MC_VM_SYSTEM_APERTURE_HIGH_ADDR, rdev->mc.vram_end >> 12); |
310 | WREG32(MC_VM_SYSTEM_APERTURE_HIGH_ADDR, rdev->mc.vram_end >> 12); |
311 | } |
311 | } |
312 | WREG32(MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR, 0); |
312 | WREG32(MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR, 0); |
313 | tmp = ((rdev->mc.vram_end >> 24) & 0xFFFF) << 16; |
313 | tmp = ((rdev->mc.vram_end >> 24) & 0xFFFF) << 16; |
314 | tmp |= ((rdev->mc.vram_start >> 24) & 0xFFFF); |
314 | tmp |= ((rdev->mc.vram_start >> 24) & 0xFFFF); |
315 | WREG32(MC_VM_FB_LOCATION, tmp); |
315 | WREG32(MC_VM_FB_LOCATION, tmp); |
316 | WREG32(HDP_NONSURFACE_BASE, (rdev->mc.vram_start >> 8)); |
316 | WREG32(HDP_NONSURFACE_BASE, (rdev->mc.vram_start >> 8)); |
317 | WREG32(HDP_NONSURFACE_INFO, (2 << 7)); |
317 | WREG32(HDP_NONSURFACE_INFO, (2 << 7)); |
318 | WREG32(HDP_NONSURFACE_SIZE, rdev->mc.mc_vram_size | 0x3FF); |
318 | WREG32(HDP_NONSURFACE_SIZE, rdev->mc.mc_vram_size | 0x3FF); |
319 | if (rdev->flags & RADEON_IS_AGP) { |
319 | if (rdev->flags & RADEON_IS_AGP) { |
320 | WREG32(MC_VM_AGP_TOP, rdev->mc.gtt_end >> 22); |
320 | WREG32(MC_VM_AGP_TOP, rdev->mc.gtt_end >> 22); |
321 | WREG32(MC_VM_AGP_BOT, rdev->mc.gtt_start >> 22); |
321 | WREG32(MC_VM_AGP_BOT, rdev->mc.gtt_start >> 22); |
322 | WREG32(MC_VM_AGP_BASE, rdev->mc.agp_base >> 22); |
322 | WREG32(MC_VM_AGP_BASE, rdev->mc.agp_base >> 22); |
323 | } else { |
323 | } else { |
324 | WREG32(MC_VM_AGP_BASE, 0); |
324 | WREG32(MC_VM_AGP_BASE, 0); |
325 | WREG32(MC_VM_AGP_TOP, 0x0FFFFFFF); |
325 | WREG32(MC_VM_AGP_TOP, 0x0FFFFFFF); |
326 | WREG32(MC_VM_AGP_BOT, 0x0FFFFFFF); |
326 | WREG32(MC_VM_AGP_BOT, 0x0FFFFFFF); |
327 | } |
327 | } |
328 | if (r600_mc_wait_for_idle(rdev)) { |
328 | if (r600_mc_wait_for_idle(rdev)) { |
329 | dev_warn(rdev->dev, "Wait for MC idle timedout !\n"); |
329 | dev_warn(rdev->dev, "Wait for MC idle timedout !\n"); |
330 | } |
330 | } |
331 | rv515_mc_resume(rdev, &save); |
331 | rv515_mc_resume(rdev, &save); |
332 | /* we need to own VRAM, so turn off the VGA renderer here |
332 | /* we need to own VRAM, so turn off the VGA renderer here |
333 | * to stop it overwriting our objects */ |
333 | * to stop it overwriting our objects */ |
334 | rv515_vga_render_disable(rdev); |
334 | rv515_vga_render_disable(rdev); |
335 | } |
335 | } |
336 | 336 | ||
337 | int r600_mc_init(struct radeon_device *rdev) |
337 | int r600_mc_init(struct radeon_device *rdev) |
338 | { |
338 | { |
339 | fixed20_12 a; |
339 | fixed20_12 a; |
340 | u32 tmp; |
340 | u32 tmp; |
341 | int chansize; |
341 | int chansize, numchan; |
342 | int r; |
342 | int r; |
343 | 343 | ||
344 | /* Get VRAM informations */ |
344 | /* Get VRAM informations */ |
345 | rdev->mc.vram_width = 128; |
- | |
346 | rdev->mc.vram_is_ddr = true; |
345 | rdev->mc.vram_is_ddr = true; |
347 | tmp = RREG32(RAMCFG); |
346 | tmp = RREG32(RAMCFG); |
348 | if (tmp & CHANSIZE_OVERRIDE) { |
347 | if (tmp & CHANSIZE_OVERRIDE) { |
349 | chansize = 16; |
348 | chansize = 16; |
350 | } else if (tmp & CHANSIZE_MASK) { |
349 | } else if (tmp & CHANSIZE_MASK) { |
351 | chansize = 64; |
350 | chansize = 64; |
352 | } else { |
351 | } else { |
353 | chansize = 32; |
352 | chansize = 32; |
354 | } |
353 | } |
355 | if (rdev->family == CHIP_R600) { |
354 | tmp = RREG32(CHMAP); |
356 | rdev->mc.vram_width = 8 * chansize; |
355 | switch ((tmp & NOOFCHAN_MASK) >> NOOFCHAN_SHIFT) { |
- | 356 | case 0: |
|
357 | } else if (rdev->family == CHIP_RV670) { |
357 | default: |
358 | rdev->mc.vram_width = 4 * chansize; |
358 | numchan = 1; |
- | 359 | break; |
|
359 | } else if ((rdev->family == CHIP_RV610) || |
360 | case 1: |
360 | (rdev->family == CHIP_RV620)) { |
361 | numchan = 2; |
- | 362 | break; |
|
- | 363 | case 2: |
|
361 | rdev->mc.vram_width = chansize; |
364 | numchan = 4; |
362 | } else if ((rdev->family == CHIP_RV630) || |
365 | break; |
363 | (rdev->family == CHIP_RV635)) { |
366 | case 3: |
364 | rdev->mc.vram_width = 2 * chansize; |
367 | numchan = 8; |
- | 368 | break; |
|
365 | } |
369 | } |
- | 370 | rdev->mc.vram_width = numchan * chansize; |
|
366 | /* Could aper size report 0 ? */ |
371 | /* Could aper size report 0 ? */ |
367 | rdev->mc.aper_base = drm_get_resource_start(rdev->ddev, 0); |
372 | rdev->mc.aper_base = drm_get_resource_start(rdev->ddev, 0); |
368 | rdev->mc.aper_size = drm_get_resource_len(rdev->ddev, 0); |
373 | rdev->mc.aper_size = drm_get_resource_len(rdev->ddev, 0); |
369 | /* Setup GPU memory space */ |
374 | /* Setup GPU memory space */ |
370 | rdev->mc.mc_vram_size = RREG32(CONFIG_MEMSIZE); |
375 | rdev->mc.mc_vram_size = RREG32(CONFIG_MEMSIZE); |
371 | rdev->mc.real_vram_size = RREG32(CONFIG_MEMSIZE); |
376 | rdev->mc.real_vram_size = RREG32(CONFIG_MEMSIZE); |
372 | 377 | ||
373 | if (rdev->mc.mc_vram_size > rdev->mc.aper_size) |
378 | if (rdev->mc.mc_vram_size > rdev->mc.aper_size) |
374 | rdev->mc.mc_vram_size = rdev->mc.aper_size; |
379 | rdev->mc.mc_vram_size = rdev->mc.aper_size; |
375 | 380 | ||
376 | if (rdev->mc.real_vram_size > rdev->mc.aper_size) |
381 | if (rdev->mc.real_vram_size > rdev->mc.aper_size) |
377 | rdev->mc.real_vram_size = rdev->mc.aper_size; |
382 | rdev->mc.real_vram_size = rdev->mc.aper_size; |
378 | 383 | ||
379 | if (rdev->flags & RADEON_IS_AGP) { |
384 | if (rdev->flags & RADEON_IS_AGP) { |
380 | r = radeon_agp_init(rdev); |
385 | r = radeon_agp_init(rdev); |
381 | if (r) |
386 | if (r) |
382 | return r; |
387 | return r; |
383 | /* gtt_size is setup by radeon_agp_init */ |
388 | /* gtt_size is setup by radeon_agp_init */ |
384 | rdev->mc.gtt_location = rdev->mc.agp_base; |
389 | rdev->mc.gtt_location = rdev->mc.agp_base; |
385 | tmp = 0xFFFFFFFFUL - rdev->mc.agp_base - rdev->mc.gtt_size; |
390 | tmp = 0xFFFFFFFFUL - rdev->mc.agp_base - rdev->mc.gtt_size; |
386 | /* Try to put vram before or after AGP because we |
391 | /* Try to put vram before or after AGP because we |
387 | * we want SYSTEM_APERTURE to cover both VRAM and |
392 | * we want SYSTEM_APERTURE to cover both VRAM and |
388 | * AGP so that GPU can catch out of VRAM/AGP access |
393 | * AGP so that GPU can catch out of VRAM/AGP access |
389 | */ |
394 | */ |
390 | if (rdev->mc.gtt_location > rdev->mc.mc_vram_size) { |
395 | if (rdev->mc.gtt_location > rdev->mc.mc_vram_size) { |
391 | /* Enought place before */ |
396 | /* Enought place before */ |
392 | rdev->mc.vram_location = rdev->mc.gtt_location - |
397 | rdev->mc.vram_location = rdev->mc.gtt_location - |
393 | rdev->mc.mc_vram_size; |
398 | rdev->mc.mc_vram_size; |
394 | } else if (tmp > rdev->mc.mc_vram_size) { |
399 | } else if (tmp > rdev->mc.mc_vram_size) { |
395 | /* Enought place after */ |
400 | /* Enought place after */ |
396 | rdev->mc.vram_location = rdev->mc.gtt_location + |
401 | rdev->mc.vram_location = rdev->mc.gtt_location + |
397 | rdev->mc.gtt_size; |
402 | rdev->mc.gtt_size; |
398 | } else { |
403 | } else { |
399 | /* Try to setup VRAM then AGP might not |
404 | /* Try to setup VRAM then AGP might not |
400 | * not work on some card |
405 | * not work on some card |
401 | */ |
406 | */ |
402 | rdev->mc.vram_location = 0x00000000UL; |
407 | rdev->mc.vram_location = 0x00000000UL; |
403 | rdev->mc.gtt_location = rdev->mc.mc_vram_size; |
408 | rdev->mc.gtt_location = rdev->mc.mc_vram_size; |
404 | } |
409 | } |
405 | } else { |
410 | } else { |
406 | if (rdev->family == CHIP_RS780 || rdev->family == CHIP_RS880) { |
411 | rdev->mc.gtt_size = radeon_gart_size * 1024 * 1024; |
407 | rdev->mc.vram_location = (RREG32(MC_VM_FB_LOCATION) & |
412 | rdev->mc.vram_location = (RREG32(MC_VM_FB_LOCATION) & |
408 | 0xFFFF) << 24; |
413 | 0xFFFF) << 24; |
409 | rdev->mc.gtt_size = radeon_gart_size * 1024 * 1024; |
- | |
410 | tmp = rdev->mc.vram_location + rdev->mc.mc_vram_size; |
414 | tmp = rdev->mc.vram_location + rdev->mc.mc_vram_size; |
411 | if ((0xFFFFFFFFUL - tmp) >= rdev->mc.gtt_size) { |
415 | if ((0xFFFFFFFFUL - tmp) >= rdev->mc.gtt_size) { |
412 | /* Enough place after vram */ |
416 | /* Enough place after vram */ |
413 | rdev->mc.gtt_location = tmp; |
417 | rdev->mc.gtt_location = tmp; |
414 | } else if (rdev->mc.vram_location >= rdev->mc.gtt_size) { |
418 | } else if (rdev->mc.vram_location >= rdev->mc.gtt_size) { |
415 | /* Enough place before vram */ |
419 | /* Enough place before vram */ |
416 | rdev->mc.gtt_location = 0; |
420 | rdev->mc.gtt_location = 0; |
417 | } else { |
421 | } else { |
418 | /* Not enough place after or before shrink |
422 | /* Not enough place after or before shrink |
419 | * gart size |
423 | * gart size |
420 | */ |
424 | */ |
421 | if (rdev->mc.vram_location > (0xFFFFFFFFUL - tmp)) { |
425 | if (rdev->mc.vram_location > (0xFFFFFFFFUL - tmp)) { |
422 | rdev->mc.gtt_location = 0; |
426 | rdev->mc.gtt_location = 0; |
423 | rdev->mc.gtt_size = rdev->mc.vram_location; |
427 | rdev->mc.gtt_size = rdev->mc.vram_location; |
424 | } else { |
428 | } else { |
425 | rdev->mc.gtt_location = tmp; |
429 | rdev->mc.gtt_location = tmp; |
426 | rdev->mc.gtt_size = 0xFFFFFFFFUL - tmp; |
430 | rdev->mc.gtt_size = 0xFFFFFFFFUL - tmp; |
427 | } |
431 | } |
428 | } |
432 | } |
429 | rdev->mc.gtt_location = rdev->mc.mc_vram_size; |
433 | rdev->mc.gtt_location = rdev->mc.mc_vram_size; |
430 | } else { |
- | |
431 | rdev->mc.vram_location = 0x00000000UL; |
- | |
432 | rdev->mc.gtt_location = rdev->mc.mc_vram_size; |
- | |
433 | rdev->mc.gtt_size = radeon_gart_size * 1024 * 1024; |
- | |
434 | } |
- | |
435 | } |
434 | } |
436 | rdev->mc.vram_start = rdev->mc.vram_location; |
435 | rdev->mc.vram_start = rdev->mc.vram_location; |
437 | rdev->mc.vram_end = rdev->mc.vram_location + rdev->mc.mc_vram_size - 1; |
436 | rdev->mc.vram_end = rdev->mc.vram_location + rdev->mc.mc_vram_size - 1; |
438 | rdev->mc.gtt_start = rdev->mc.gtt_location; |
437 | rdev->mc.gtt_start = rdev->mc.gtt_location; |
439 | rdev->mc.gtt_end = rdev->mc.gtt_location + rdev->mc.gtt_size - 1; |
438 | rdev->mc.gtt_end = rdev->mc.gtt_location + rdev->mc.gtt_size - 1; |
440 | /* FIXME: we should enforce default clock in case GPU is not in |
439 | /* FIXME: we should enforce default clock in case GPU is not in |
441 | * default setup |
440 | * default setup |
442 | */ |
441 | */ |
443 | a.full = rfixed_const(100); |
442 | a.full = rfixed_const(100); |
444 | rdev->pm.sclk.full = rfixed_const(rdev->clock.default_sclk); |
443 | rdev->pm.sclk.full = rfixed_const(rdev->clock.default_sclk); |
445 | rdev->pm.sclk.full = rfixed_div(rdev->pm.sclk, a); |
444 | rdev->pm.sclk.full = rfixed_div(rdev->pm.sclk, a); |
446 | return 0; |
445 | return 0; |
447 | } |
446 | } |
448 | 447 | ||
449 | /* We doesn't check that the GPU really needs a reset we simply do the |
448 | /* We doesn't check that the GPU really needs a reset we simply do the |
450 | * reset, it's up to the caller to determine if the GPU needs one. We |
449 | * reset, it's up to the caller to determine if the GPU needs one. We |
451 | * might add an helper function to check that. |
450 | * might add an helper function to check that. |
452 | */ |
451 | */ |
453 | int r600_gpu_soft_reset(struct radeon_device *rdev) |
452 | int r600_gpu_soft_reset(struct radeon_device *rdev) |
454 | { |
453 | { |
455 | struct rv515_mc_save save; |
454 | struct rv515_mc_save save; |
456 | u32 grbm_busy_mask = S_008010_VC_BUSY(1) | S_008010_VGT_BUSY_NO_DMA(1) | |
455 | u32 grbm_busy_mask = S_008010_VC_BUSY(1) | S_008010_VGT_BUSY_NO_DMA(1) | |
457 | S_008010_VGT_BUSY(1) | S_008010_TA03_BUSY(1) | |
456 | S_008010_VGT_BUSY(1) | S_008010_TA03_BUSY(1) | |
458 | S_008010_TC_BUSY(1) | S_008010_SX_BUSY(1) | |
457 | S_008010_TC_BUSY(1) | S_008010_SX_BUSY(1) | |
459 | S_008010_SH_BUSY(1) | S_008010_SPI03_BUSY(1) | |
458 | S_008010_SH_BUSY(1) | S_008010_SPI03_BUSY(1) | |
460 | S_008010_SMX_BUSY(1) | S_008010_SC_BUSY(1) | |
459 | S_008010_SMX_BUSY(1) | S_008010_SC_BUSY(1) | |
461 | S_008010_PA_BUSY(1) | S_008010_DB03_BUSY(1) | |
460 | S_008010_PA_BUSY(1) | S_008010_DB03_BUSY(1) | |
462 | S_008010_CR_BUSY(1) | S_008010_CB03_BUSY(1) | |
461 | S_008010_CR_BUSY(1) | S_008010_CB03_BUSY(1) | |
463 | S_008010_GUI_ACTIVE(1); |
462 | S_008010_GUI_ACTIVE(1); |
464 | u32 grbm2_busy_mask = S_008014_SPI0_BUSY(1) | S_008014_SPI1_BUSY(1) | |
463 | u32 grbm2_busy_mask = S_008014_SPI0_BUSY(1) | S_008014_SPI1_BUSY(1) | |
465 | S_008014_SPI2_BUSY(1) | S_008014_SPI3_BUSY(1) | |
464 | S_008014_SPI2_BUSY(1) | S_008014_SPI3_BUSY(1) | |
466 | S_008014_TA0_BUSY(1) | S_008014_TA1_BUSY(1) | |
465 | S_008014_TA0_BUSY(1) | S_008014_TA1_BUSY(1) | |
467 | S_008014_TA2_BUSY(1) | S_008014_TA3_BUSY(1) | |
466 | S_008014_TA2_BUSY(1) | S_008014_TA3_BUSY(1) | |
468 | S_008014_DB0_BUSY(1) | S_008014_DB1_BUSY(1) | |
467 | S_008014_DB0_BUSY(1) | S_008014_DB1_BUSY(1) | |
469 | S_008014_DB2_BUSY(1) | S_008014_DB3_BUSY(1) | |
468 | S_008014_DB2_BUSY(1) | S_008014_DB3_BUSY(1) | |
470 | S_008014_CB0_BUSY(1) | S_008014_CB1_BUSY(1) | |
469 | S_008014_CB0_BUSY(1) | S_008014_CB1_BUSY(1) | |
471 | S_008014_CB2_BUSY(1) | S_008014_CB3_BUSY(1); |
470 | S_008014_CB2_BUSY(1) | S_008014_CB3_BUSY(1); |
472 | u32 srbm_reset = 0; |
471 | u32 srbm_reset = 0; |
473 | u32 tmp; |
472 | u32 tmp; |
474 | 473 | ||
475 | dev_info(rdev->dev, "GPU softreset \n"); |
474 | dev_info(rdev->dev, "GPU softreset \n"); |
476 | dev_info(rdev->dev, " R_008010_GRBM_STATUS=0x%08X\n", |
475 | dev_info(rdev->dev, " R_008010_GRBM_STATUS=0x%08X\n", |
477 | RREG32(R_008010_GRBM_STATUS)); |
476 | RREG32(R_008010_GRBM_STATUS)); |
478 | dev_info(rdev->dev, " R_008014_GRBM_STATUS2=0x%08X\n", |
477 | dev_info(rdev->dev, " R_008014_GRBM_STATUS2=0x%08X\n", |
479 | RREG32(R_008014_GRBM_STATUS2)); |
478 | RREG32(R_008014_GRBM_STATUS2)); |
480 | dev_info(rdev->dev, " R_000E50_SRBM_STATUS=0x%08X\n", |
479 | dev_info(rdev->dev, " R_000E50_SRBM_STATUS=0x%08X\n", |
481 | RREG32(R_000E50_SRBM_STATUS)); |
480 | RREG32(R_000E50_SRBM_STATUS)); |
482 | rv515_mc_stop(rdev, &save); |
481 | rv515_mc_stop(rdev, &save); |
483 | if (r600_mc_wait_for_idle(rdev)) { |
482 | if (r600_mc_wait_for_idle(rdev)) { |
484 | dev_warn(rdev->dev, "Wait for MC idle timedout !\n"); |
483 | dev_warn(rdev->dev, "Wait for MC idle timedout !\n"); |
485 | } |
484 | } |
486 | /* Disable CP parsing/prefetching */ |
485 | /* Disable CP parsing/prefetching */ |
487 | WREG32(R_0086D8_CP_ME_CNTL, S_0086D8_CP_ME_HALT(0xff)); |
486 | WREG32(R_0086D8_CP_ME_CNTL, S_0086D8_CP_ME_HALT(0xff)); |
488 | /* Check if any of the rendering block is busy and reset it */ |
487 | /* Check if any of the rendering block is busy and reset it */ |
489 | if ((RREG32(R_008010_GRBM_STATUS) & grbm_busy_mask) || |
488 | if ((RREG32(R_008010_GRBM_STATUS) & grbm_busy_mask) || |
490 | (RREG32(R_008014_GRBM_STATUS2) & grbm2_busy_mask)) { |
489 | (RREG32(R_008014_GRBM_STATUS2) & grbm2_busy_mask)) { |
491 | tmp = S_008020_SOFT_RESET_CR(1) | |
490 | tmp = S_008020_SOFT_RESET_CR(1) | |
492 | S_008020_SOFT_RESET_DB(1) | |
491 | S_008020_SOFT_RESET_DB(1) | |
493 | S_008020_SOFT_RESET_CB(1) | |
492 | S_008020_SOFT_RESET_CB(1) | |
494 | S_008020_SOFT_RESET_PA(1) | |
493 | S_008020_SOFT_RESET_PA(1) | |
495 | S_008020_SOFT_RESET_SC(1) | |
494 | S_008020_SOFT_RESET_SC(1) | |
496 | S_008020_SOFT_RESET_SMX(1) | |
495 | S_008020_SOFT_RESET_SMX(1) | |
497 | S_008020_SOFT_RESET_SPI(1) | |
496 | S_008020_SOFT_RESET_SPI(1) | |
498 | S_008020_SOFT_RESET_SX(1) | |
497 | S_008020_SOFT_RESET_SX(1) | |
499 | S_008020_SOFT_RESET_SH(1) | |
498 | S_008020_SOFT_RESET_SH(1) | |
500 | S_008020_SOFT_RESET_TC(1) | |
499 | S_008020_SOFT_RESET_TC(1) | |
501 | S_008020_SOFT_RESET_TA(1) | |
500 | S_008020_SOFT_RESET_TA(1) | |
502 | S_008020_SOFT_RESET_VC(1) | |
501 | S_008020_SOFT_RESET_VC(1) | |
503 | S_008020_SOFT_RESET_VGT(1); |
502 | S_008020_SOFT_RESET_VGT(1); |
504 | dev_info(rdev->dev, " R_008020_GRBM_SOFT_RESET=0x%08X\n", tmp); |
503 | dev_info(rdev->dev, " R_008020_GRBM_SOFT_RESET=0x%08X\n", tmp); |
505 | WREG32(R_008020_GRBM_SOFT_RESET, tmp); |
504 | WREG32(R_008020_GRBM_SOFT_RESET, tmp); |
506 | (void)RREG32(R_008020_GRBM_SOFT_RESET); |
505 | (void)RREG32(R_008020_GRBM_SOFT_RESET); |
507 | udelay(50); |
506 | udelay(50); |
508 | WREG32(R_008020_GRBM_SOFT_RESET, 0); |
507 | WREG32(R_008020_GRBM_SOFT_RESET, 0); |
509 | (void)RREG32(R_008020_GRBM_SOFT_RESET); |
508 | (void)RREG32(R_008020_GRBM_SOFT_RESET); |
510 | } |
509 | } |
511 | /* Reset CP (we always reset CP) */ |
510 | /* Reset CP (we always reset CP) */ |
512 | tmp = S_008020_SOFT_RESET_CP(1); |
511 | tmp = S_008020_SOFT_RESET_CP(1); |
513 | dev_info(rdev->dev, "R_008020_GRBM_SOFT_RESET=0x%08X\n", tmp); |
512 | dev_info(rdev->dev, "R_008020_GRBM_SOFT_RESET=0x%08X\n", tmp); |
514 | WREG32(R_008020_GRBM_SOFT_RESET, tmp); |
513 | WREG32(R_008020_GRBM_SOFT_RESET, tmp); |
515 | (void)RREG32(R_008020_GRBM_SOFT_RESET); |
514 | (void)RREG32(R_008020_GRBM_SOFT_RESET); |
516 | udelay(50); |
515 | udelay(50); |
517 | WREG32(R_008020_GRBM_SOFT_RESET, 0); |
516 | WREG32(R_008020_GRBM_SOFT_RESET, 0); |
518 | (void)RREG32(R_008020_GRBM_SOFT_RESET); |
517 | (void)RREG32(R_008020_GRBM_SOFT_RESET); |
519 | /* Reset others GPU block if necessary */ |
518 | /* Reset others GPU block if necessary */ |
520 | if (G_000E50_RLC_BUSY(RREG32(R_000E50_SRBM_STATUS))) |
519 | if (G_000E50_RLC_BUSY(RREG32(R_000E50_SRBM_STATUS))) |
521 | srbm_reset |= S_000E60_SOFT_RESET_RLC(1); |
520 | srbm_reset |= S_000E60_SOFT_RESET_RLC(1); |
522 | if (G_000E50_GRBM_RQ_PENDING(RREG32(R_000E50_SRBM_STATUS))) |
521 | if (G_000E50_GRBM_RQ_PENDING(RREG32(R_000E50_SRBM_STATUS))) |
523 | srbm_reset |= S_000E60_SOFT_RESET_GRBM(1); |
522 | srbm_reset |= S_000E60_SOFT_RESET_GRBM(1); |
524 | if (G_000E50_HI_RQ_PENDING(RREG32(R_000E50_SRBM_STATUS))) |
523 | if (G_000E50_HI_RQ_PENDING(RREG32(R_000E50_SRBM_STATUS))) |
525 | srbm_reset |= S_000E60_SOFT_RESET_IH(1); |
524 | srbm_reset |= S_000E60_SOFT_RESET_IH(1); |
526 | if (G_000E50_VMC_BUSY(RREG32(R_000E50_SRBM_STATUS))) |
525 | if (G_000E50_VMC_BUSY(RREG32(R_000E50_SRBM_STATUS))) |
527 | srbm_reset |= S_000E60_SOFT_RESET_VMC(1); |
526 | srbm_reset |= S_000E60_SOFT_RESET_VMC(1); |
528 | if (G_000E50_MCB_BUSY(RREG32(R_000E50_SRBM_STATUS))) |
527 | if (G_000E50_MCB_BUSY(RREG32(R_000E50_SRBM_STATUS))) |
529 | srbm_reset |= S_000E60_SOFT_RESET_MC(1); |
528 | srbm_reset |= S_000E60_SOFT_RESET_MC(1); |
530 | if (G_000E50_MCDZ_BUSY(RREG32(R_000E50_SRBM_STATUS))) |
529 | if (G_000E50_MCDZ_BUSY(RREG32(R_000E50_SRBM_STATUS))) |
531 | srbm_reset |= S_000E60_SOFT_RESET_MC(1); |
530 | srbm_reset |= S_000E60_SOFT_RESET_MC(1); |
532 | if (G_000E50_MCDY_BUSY(RREG32(R_000E50_SRBM_STATUS))) |
531 | if (G_000E50_MCDY_BUSY(RREG32(R_000E50_SRBM_STATUS))) |
533 | srbm_reset |= S_000E60_SOFT_RESET_MC(1); |
532 | srbm_reset |= S_000E60_SOFT_RESET_MC(1); |
534 | if (G_000E50_MCDX_BUSY(RREG32(R_000E50_SRBM_STATUS))) |
533 | if (G_000E50_MCDX_BUSY(RREG32(R_000E50_SRBM_STATUS))) |
535 | srbm_reset |= S_000E60_SOFT_RESET_MC(1); |
534 | srbm_reset |= S_000E60_SOFT_RESET_MC(1); |
536 | if (G_000E50_MCDW_BUSY(RREG32(R_000E50_SRBM_STATUS))) |
535 | if (G_000E50_MCDW_BUSY(RREG32(R_000E50_SRBM_STATUS))) |
537 | srbm_reset |= S_000E60_SOFT_RESET_MC(1); |
536 | srbm_reset |= S_000E60_SOFT_RESET_MC(1); |
538 | if (G_000E50_RLC_BUSY(RREG32(R_000E50_SRBM_STATUS))) |
537 | if (G_000E50_RLC_BUSY(RREG32(R_000E50_SRBM_STATUS))) |
539 | srbm_reset |= S_000E60_SOFT_RESET_RLC(1); |
538 | srbm_reset |= S_000E60_SOFT_RESET_RLC(1); |
540 | if (G_000E50_SEM_BUSY(RREG32(R_000E50_SRBM_STATUS))) |
539 | if (G_000E50_SEM_BUSY(RREG32(R_000E50_SRBM_STATUS))) |
541 | srbm_reset |= S_000E60_SOFT_RESET_SEM(1); |
540 | srbm_reset |= S_000E60_SOFT_RESET_SEM(1); |
542 | if (G_000E50_BIF_BUSY(RREG32(R_000E50_SRBM_STATUS))) |
541 | if (G_000E50_BIF_BUSY(RREG32(R_000E50_SRBM_STATUS))) |
543 | srbm_reset |= S_000E60_SOFT_RESET_BIF(1); |
542 | srbm_reset |= S_000E60_SOFT_RESET_BIF(1); |
544 | dev_info(rdev->dev, " R_000E60_SRBM_SOFT_RESET=0x%08X\n", srbm_reset); |
543 | dev_info(rdev->dev, " R_000E60_SRBM_SOFT_RESET=0x%08X\n", srbm_reset); |
545 | WREG32(R_000E60_SRBM_SOFT_RESET, srbm_reset); |
544 | WREG32(R_000E60_SRBM_SOFT_RESET, srbm_reset); |
546 | (void)RREG32(R_000E60_SRBM_SOFT_RESET); |
545 | (void)RREG32(R_000E60_SRBM_SOFT_RESET); |
547 | udelay(50); |
546 | udelay(50); |
548 | WREG32(R_000E60_SRBM_SOFT_RESET, 0); |
547 | WREG32(R_000E60_SRBM_SOFT_RESET, 0); |
549 | (void)RREG32(R_000E60_SRBM_SOFT_RESET); |
548 | (void)RREG32(R_000E60_SRBM_SOFT_RESET); |
550 | WREG32(R_000E60_SRBM_SOFT_RESET, srbm_reset); |
549 | WREG32(R_000E60_SRBM_SOFT_RESET, srbm_reset); |
551 | (void)RREG32(R_000E60_SRBM_SOFT_RESET); |
550 | (void)RREG32(R_000E60_SRBM_SOFT_RESET); |
552 | udelay(50); |
551 | udelay(50); |
553 | WREG32(R_000E60_SRBM_SOFT_RESET, 0); |
552 | WREG32(R_000E60_SRBM_SOFT_RESET, 0); |
554 | (void)RREG32(R_000E60_SRBM_SOFT_RESET); |
553 | (void)RREG32(R_000E60_SRBM_SOFT_RESET); |
555 | /* Wait a little for things to settle down */ |
554 | /* Wait a little for things to settle down */ |
556 | udelay(50); |
555 | udelay(50); |
557 | dev_info(rdev->dev, " R_008010_GRBM_STATUS=0x%08X\n", |
556 | dev_info(rdev->dev, " R_008010_GRBM_STATUS=0x%08X\n", |
558 | RREG32(R_008010_GRBM_STATUS)); |
557 | RREG32(R_008010_GRBM_STATUS)); |
559 | dev_info(rdev->dev, " R_008014_GRBM_STATUS2=0x%08X\n", |
558 | dev_info(rdev->dev, " R_008014_GRBM_STATUS2=0x%08X\n", |
560 | RREG32(R_008014_GRBM_STATUS2)); |
559 | RREG32(R_008014_GRBM_STATUS2)); |
561 | dev_info(rdev->dev, " R_000E50_SRBM_STATUS=0x%08X\n", |
560 | dev_info(rdev->dev, " R_000E50_SRBM_STATUS=0x%08X\n", |
562 | RREG32(R_000E50_SRBM_STATUS)); |
561 | RREG32(R_000E50_SRBM_STATUS)); |
563 | /* After reset we need to reinit the asic as GPU often endup in an |
562 | /* After reset we need to reinit the asic as GPU often endup in an |
564 | * incoherent state. |
563 | * incoherent state. |
565 | */ |
564 | */ |
566 | atom_asic_init(rdev->mode_info.atom_context); |
565 | atom_asic_init(rdev->mode_info.atom_context); |
567 | rv515_mc_resume(rdev, &save); |
566 | rv515_mc_resume(rdev, &save); |
568 | return 0; |
567 | return 0; |
569 | } |
568 | } |
570 | 569 | ||
571 | int r600_gpu_reset(struct radeon_device *rdev) |
570 | int r600_gpu_reset(struct radeon_device *rdev) |
572 | { |
571 | { |
573 | return r600_gpu_soft_reset(rdev); |
572 | return r600_gpu_soft_reset(rdev); |
574 | } |
573 | } |
575 | 574 | ||
576 | static u32 r600_get_tile_pipe_to_backend_map(u32 num_tile_pipes, |
575 | static u32 r600_get_tile_pipe_to_backend_map(u32 num_tile_pipes, |
577 | u32 num_backends, |
576 | u32 num_backends, |
578 | u32 backend_disable_mask) |
577 | u32 backend_disable_mask) |
579 | { |
578 | { |
580 | u32 backend_map = 0; |
579 | u32 backend_map = 0; |
581 | u32 enabled_backends_mask; |
580 | u32 enabled_backends_mask; |
582 | u32 enabled_backends_count; |
581 | u32 enabled_backends_count; |
583 | u32 cur_pipe; |
582 | u32 cur_pipe; |
584 | u32 swizzle_pipe[R6XX_MAX_PIPES]; |
583 | u32 swizzle_pipe[R6XX_MAX_PIPES]; |
585 | u32 cur_backend; |
584 | u32 cur_backend; |
586 | u32 i; |
585 | u32 i; |
587 | 586 | ||
588 | if (num_tile_pipes > R6XX_MAX_PIPES) |
587 | if (num_tile_pipes > R6XX_MAX_PIPES) |
589 | num_tile_pipes = R6XX_MAX_PIPES; |
588 | num_tile_pipes = R6XX_MAX_PIPES; |
590 | if (num_tile_pipes < 1) |
589 | if (num_tile_pipes < 1) |
591 | num_tile_pipes = 1; |
590 | num_tile_pipes = 1; |
592 | if (num_backends > R6XX_MAX_BACKENDS) |
591 | if (num_backends > R6XX_MAX_BACKENDS) |
593 | num_backends = R6XX_MAX_BACKENDS; |
592 | num_backends = R6XX_MAX_BACKENDS; |
594 | if (num_backends < 1) |
593 | if (num_backends < 1) |
595 | num_backends = 1; |
594 | num_backends = 1; |
596 | 595 | ||
597 | enabled_backends_mask = 0; |
596 | enabled_backends_mask = 0; |
598 | enabled_backends_count = 0; |
597 | enabled_backends_count = 0; |
599 | for (i = 0; i < R6XX_MAX_BACKENDS; ++i) { |
598 | for (i = 0; i < R6XX_MAX_BACKENDS; ++i) { |
600 | if (((backend_disable_mask >> i) & 1) == 0) { |
599 | if (((backend_disable_mask >> i) & 1) == 0) { |
601 | enabled_backends_mask |= (1 << i); |
600 | enabled_backends_mask |= (1 << i); |
602 | ++enabled_backends_count; |
601 | ++enabled_backends_count; |
603 | } |
602 | } |
604 | if (enabled_backends_count == num_backends) |
603 | if (enabled_backends_count == num_backends) |
605 | break; |
604 | break; |
606 | } |
605 | } |
607 | 606 | ||
608 | if (enabled_backends_count == 0) { |
607 | if (enabled_backends_count == 0) { |
609 | enabled_backends_mask = 1; |
608 | enabled_backends_mask = 1; |
610 | enabled_backends_count = 1; |
609 | enabled_backends_count = 1; |
611 | } |
610 | } |
612 | 611 | ||
613 | if (enabled_backends_count != num_backends) |
612 | if (enabled_backends_count != num_backends) |
614 | num_backends = enabled_backends_count; |
613 | num_backends = enabled_backends_count; |
615 | 614 | ||
616 | memset((uint8_t *)&swizzle_pipe[0], 0, sizeof(u32) * R6XX_MAX_PIPES); |
615 | memset((uint8_t *)&swizzle_pipe[0], 0, sizeof(u32) * R6XX_MAX_PIPES); |
617 | switch (num_tile_pipes) { |
616 | switch (num_tile_pipes) { |
618 | case 1: |
617 | case 1: |
619 | swizzle_pipe[0] = 0; |
618 | swizzle_pipe[0] = 0; |
620 | break; |
619 | break; |
621 | case 2: |
620 | case 2: |
622 | swizzle_pipe[0] = 0; |
621 | swizzle_pipe[0] = 0; |
623 | swizzle_pipe[1] = 1; |
622 | swizzle_pipe[1] = 1; |
624 | break; |
623 | break; |
625 | case 3: |
624 | case 3: |
626 | swizzle_pipe[0] = 0; |
625 | swizzle_pipe[0] = 0; |
627 | swizzle_pipe[1] = 1; |
626 | swizzle_pipe[1] = 1; |
628 | swizzle_pipe[2] = 2; |
627 | swizzle_pipe[2] = 2; |
629 | break; |
628 | break; |
630 | case 4: |
629 | case 4: |
631 | swizzle_pipe[0] = 0; |
630 | swizzle_pipe[0] = 0; |
632 | swizzle_pipe[1] = 1; |
631 | swizzle_pipe[1] = 1; |
633 | swizzle_pipe[2] = 2; |
632 | swizzle_pipe[2] = 2; |
634 | swizzle_pipe[3] = 3; |
633 | swizzle_pipe[3] = 3; |
635 | break; |
634 | break; |
636 | case 5: |
635 | case 5: |
637 | swizzle_pipe[0] = 0; |
636 | swizzle_pipe[0] = 0; |
638 | swizzle_pipe[1] = 1; |
637 | swizzle_pipe[1] = 1; |
639 | swizzle_pipe[2] = 2; |
638 | swizzle_pipe[2] = 2; |
640 | swizzle_pipe[3] = 3; |
639 | swizzle_pipe[3] = 3; |
641 | swizzle_pipe[4] = 4; |
640 | swizzle_pipe[4] = 4; |
642 | break; |
641 | break; |
643 | case 6: |
642 | case 6: |
644 | swizzle_pipe[0] = 0; |
643 | swizzle_pipe[0] = 0; |
645 | swizzle_pipe[1] = 2; |
644 | swizzle_pipe[1] = 2; |
646 | swizzle_pipe[2] = 4; |
645 | swizzle_pipe[2] = 4; |
647 | swizzle_pipe[3] = 5; |
646 | swizzle_pipe[3] = 5; |
648 | swizzle_pipe[4] = 1; |
647 | swizzle_pipe[4] = 1; |
649 | swizzle_pipe[5] = 3; |
648 | swizzle_pipe[5] = 3; |
650 | break; |
649 | break; |
651 | case 7: |
650 | case 7: |
652 | swizzle_pipe[0] = 0; |
651 | swizzle_pipe[0] = 0; |
653 | swizzle_pipe[1] = 2; |
652 | swizzle_pipe[1] = 2; |
654 | swizzle_pipe[2] = 4; |
653 | swizzle_pipe[2] = 4; |
655 | swizzle_pipe[3] = 6; |
654 | swizzle_pipe[3] = 6; |
656 | swizzle_pipe[4] = 1; |
655 | swizzle_pipe[4] = 1; |
657 | swizzle_pipe[5] = 3; |
656 | swizzle_pipe[5] = 3; |
658 | swizzle_pipe[6] = 5; |
657 | swizzle_pipe[6] = 5; |
659 | break; |
658 | break; |
660 | case 8: |
659 | case 8: |
661 | swizzle_pipe[0] = 0; |
660 | swizzle_pipe[0] = 0; |
662 | swizzle_pipe[1] = 2; |
661 | swizzle_pipe[1] = 2; |
663 | swizzle_pipe[2] = 4; |
662 | swizzle_pipe[2] = 4; |
664 | swizzle_pipe[3] = 6; |
663 | swizzle_pipe[3] = 6; |
665 | swizzle_pipe[4] = 1; |
664 | swizzle_pipe[4] = 1; |
666 | swizzle_pipe[5] = 3; |
665 | swizzle_pipe[5] = 3; |
667 | swizzle_pipe[6] = 5; |
666 | swizzle_pipe[6] = 5; |
668 | swizzle_pipe[7] = 7; |
667 | swizzle_pipe[7] = 7; |
669 | break; |
668 | break; |
670 | } |
669 | } |
671 | 670 | ||
672 | cur_backend = 0; |
671 | cur_backend = 0; |
673 | for (cur_pipe = 0; cur_pipe < num_tile_pipes; ++cur_pipe) { |
672 | for (cur_pipe = 0; cur_pipe < num_tile_pipes; ++cur_pipe) { |
674 | while (((1 << cur_backend) & enabled_backends_mask) == 0) |
673 | while (((1 << cur_backend) & enabled_backends_mask) == 0) |
675 | cur_backend = (cur_backend + 1) % R6XX_MAX_BACKENDS; |
674 | cur_backend = (cur_backend + 1) % R6XX_MAX_BACKENDS; |
676 | 675 | ||
677 | backend_map |= (u32)(((cur_backend & 3) << (swizzle_pipe[cur_pipe] * 2))); |
676 | backend_map |= (u32)(((cur_backend & 3) << (swizzle_pipe[cur_pipe] * 2))); |
678 | 677 | ||
679 | cur_backend = (cur_backend + 1) % R6XX_MAX_BACKENDS; |
678 | cur_backend = (cur_backend + 1) % R6XX_MAX_BACKENDS; |
680 | } |
679 | } |
681 | 680 | ||
682 | return backend_map; |
681 | return backend_map; |
683 | } |
682 | } |
684 | 683 | ||
685 | int r600_count_pipe_bits(uint32_t val) |
684 | int r600_count_pipe_bits(uint32_t val) |
686 | { |
685 | { |
687 | int i, ret = 0; |
686 | int i, ret = 0; |
688 | 687 | ||
689 | for (i = 0; i < 32; i++) { |
688 | for (i = 0; i < 32; i++) { |
690 | ret += val & 1; |
689 | ret += val & 1; |
691 | val >>= 1; |
690 | val >>= 1; |
692 | } |
691 | } |
693 | return ret; |
692 | return ret; |
694 | } |
693 | } |
695 | 694 | ||
696 | void r600_gpu_init(struct radeon_device *rdev) |
695 | void r600_gpu_init(struct radeon_device *rdev) |
697 | { |
696 | { |
698 | u32 tiling_config; |
697 | u32 tiling_config; |
699 | u32 ramcfg; |
698 | u32 ramcfg; |
700 | u32 tmp; |
699 | u32 tmp; |
701 | int i, j; |
700 | int i, j; |
702 | u32 sq_config; |
701 | u32 sq_config; |
703 | u32 sq_gpr_resource_mgmt_1 = 0; |
702 | u32 sq_gpr_resource_mgmt_1 = 0; |
704 | u32 sq_gpr_resource_mgmt_2 = 0; |
703 | u32 sq_gpr_resource_mgmt_2 = 0; |
705 | u32 sq_thread_resource_mgmt = 0; |
704 | u32 sq_thread_resource_mgmt = 0; |
706 | u32 sq_stack_resource_mgmt_1 = 0; |
705 | u32 sq_stack_resource_mgmt_1 = 0; |
707 | u32 sq_stack_resource_mgmt_2 = 0; |
706 | u32 sq_stack_resource_mgmt_2 = 0; |
708 | 707 | ||
709 | /* FIXME: implement */ |
708 | /* FIXME: implement */ |
710 | switch (rdev->family) { |
709 | switch (rdev->family) { |
711 | case CHIP_R600: |
710 | case CHIP_R600: |
712 | rdev->config.r600.max_pipes = 4; |
711 | rdev->config.r600.max_pipes = 4; |
713 | rdev->config.r600.max_tile_pipes = 8; |
712 | rdev->config.r600.max_tile_pipes = 8; |
714 | rdev->config.r600.max_simds = 4; |
713 | rdev->config.r600.max_simds = 4; |
715 | rdev->config.r600.max_backends = 4; |
714 | rdev->config.r600.max_backends = 4; |
716 | rdev->config.r600.max_gprs = 256; |
715 | rdev->config.r600.max_gprs = 256; |
717 | rdev->config.r600.max_threads = 192; |
716 | rdev->config.r600.max_threads = 192; |
718 | rdev->config.r600.max_stack_entries = 256; |
717 | rdev->config.r600.max_stack_entries = 256; |
719 | rdev->config.r600.max_hw_contexts = 8; |
718 | rdev->config.r600.max_hw_contexts = 8; |
720 | rdev->config.r600.max_gs_threads = 16; |
719 | rdev->config.r600.max_gs_threads = 16; |
721 | rdev->config.r600.sx_max_export_size = 128; |
720 | rdev->config.r600.sx_max_export_size = 128; |
722 | rdev->config.r600.sx_max_export_pos_size = 16; |
721 | rdev->config.r600.sx_max_export_pos_size = 16; |
723 | rdev->config.r600.sx_max_export_smx_size = 128; |
722 | rdev->config.r600.sx_max_export_smx_size = 128; |
724 | rdev->config.r600.sq_num_cf_insts = 2; |
723 | rdev->config.r600.sq_num_cf_insts = 2; |
725 | break; |
724 | break; |
726 | case CHIP_RV630: |
725 | case CHIP_RV630: |
727 | case CHIP_RV635: |
726 | case CHIP_RV635: |
728 | rdev->config.r600.max_pipes = 2; |
727 | rdev->config.r600.max_pipes = 2; |
729 | rdev->config.r600.max_tile_pipes = 2; |
728 | rdev->config.r600.max_tile_pipes = 2; |
730 | rdev->config.r600.max_simds = 3; |
729 | rdev->config.r600.max_simds = 3; |
731 | rdev->config.r600.max_backends = 1; |
730 | rdev->config.r600.max_backends = 1; |
732 | rdev->config.r600.max_gprs = 128; |
731 | rdev->config.r600.max_gprs = 128; |
733 | rdev->config.r600.max_threads = 192; |
732 | rdev->config.r600.max_threads = 192; |
734 | rdev->config.r600.max_stack_entries = 128; |
733 | rdev->config.r600.max_stack_entries = 128; |
735 | rdev->config.r600.max_hw_contexts = 8; |
734 | rdev->config.r600.max_hw_contexts = 8; |
736 | rdev->config.r600.max_gs_threads = 4; |
735 | rdev->config.r600.max_gs_threads = 4; |
737 | rdev->config.r600.sx_max_export_size = 128; |
736 | rdev->config.r600.sx_max_export_size = 128; |
738 | rdev->config.r600.sx_max_export_pos_size = 16; |
737 | rdev->config.r600.sx_max_export_pos_size = 16; |
739 | rdev->config.r600.sx_max_export_smx_size = 128; |
738 | rdev->config.r600.sx_max_export_smx_size = 128; |
740 | rdev->config.r600.sq_num_cf_insts = 2; |
739 | rdev->config.r600.sq_num_cf_insts = 2; |
741 | break; |
740 | break; |
742 | case CHIP_RV610: |
741 | case CHIP_RV610: |
743 | case CHIP_RV620: |
742 | case CHIP_RV620: |
744 | case CHIP_RS780: |
743 | case CHIP_RS780: |
745 | case CHIP_RS880: |
744 | case CHIP_RS880: |
746 | rdev->config.r600.max_pipes = 1; |
745 | rdev->config.r600.max_pipes = 1; |
747 | rdev->config.r600.max_tile_pipes = 1; |
746 | rdev->config.r600.max_tile_pipes = 1; |
748 | rdev->config.r600.max_simds = 2; |
747 | rdev->config.r600.max_simds = 2; |
749 | rdev->config.r600.max_backends = 1; |
748 | rdev->config.r600.max_backends = 1; |
750 | rdev->config.r600.max_gprs = 128; |
749 | rdev->config.r600.max_gprs = 128; |
751 | rdev->config.r600.max_threads = 192; |
750 | rdev->config.r600.max_threads = 192; |
752 | rdev->config.r600.max_stack_entries = 128; |
751 | rdev->config.r600.max_stack_entries = 128; |
753 | rdev->config.r600.max_hw_contexts = 4; |
752 | rdev->config.r600.max_hw_contexts = 4; |
754 | rdev->config.r600.max_gs_threads = 4; |
753 | rdev->config.r600.max_gs_threads = 4; |
755 | rdev->config.r600.sx_max_export_size = 128; |
754 | rdev->config.r600.sx_max_export_size = 128; |
756 | rdev->config.r600.sx_max_export_pos_size = 16; |
755 | rdev->config.r600.sx_max_export_pos_size = 16; |
757 | rdev->config.r600.sx_max_export_smx_size = 128; |
756 | rdev->config.r600.sx_max_export_smx_size = 128; |
758 | rdev->config.r600.sq_num_cf_insts = 1; |
757 | rdev->config.r600.sq_num_cf_insts = 1; |
759 | break; |
758 | break; |
760 | case CHIP_RV670: |
759 | case CHIP_RV670: |
761 | rdev->config.r600.max_pipes = 4; |
760 | rdev->config.r600.max_pipes = 4; |
762 | rdev->config.r600.max_tile_pipes = 4; |
761 | rdev->config.r600.max_tile_pipes = 4; |
763 | rdev->config.r600.max_simds = 4; |
762 | rdev->config.r600.max_simds = 4; |
764 | rdev->config.r600.max_backends = 4; |
763 | rdev->config.r600.max_backends = 4; |
765 | rdev->config.r600.max_gprs = 192; |
764 | rdev->config.r600.max_gprs = 192; |
766 | rdev->config.r600.max_threads = 192; |
765 | rdev->config.r600.max_threads = 192; |
767 | rdev->config.r600.max_stack_entries = 256; |
766 | rdev->config.r600.max_stack_entries = 256; |
768 | rdev->config.r600.max_hw_contexts = 8; |
767 | rdev->config.r600.max_hw_contexts = 8; |
769 | rdev->config.r600.max_gs_threads = 16; |
768 | rdev->config.r600.max_gs_threads = 16; |
770 | rdev->config.r600.sx_max_export_size = 128; |
769 | rdev->config.r600.sx_max_export_size = 128; |
771 | rdev->config.r600.sx_max_export_pos_size = 16; |
770 | rdev->config.r600.sx_max_export_pos_size = 16; |
772 | rdev->config.r600.sx_max_export_smx_size = 128; |
771 | rdev->config.r600.sx_max_export_smx_size = 128; |
773 | rdev->config.r600.sq_num_cf_insts = 2; |
772 | rdev->config.r600.sq_num_cf_insts = 2; |
774 | break; |
773 | break; |
775 | default: |
774 | default: |
776 | break; |
775 | break; |
777 | } |
776 | } |
778 | 777 | ||
779 | /* Initialize HDP */ |
778 | /* Initialize HDP */ |
780 | for (i = 0, j = 0; i < 32; i++, j += 0x18) { |
779 | for (i = 0, j = 0; i < 32; i++, j += 0x18) { |
781 | WREG32((0x2c14 + j), 0x00000000); |
780 | WREG32((0x2c14 + j), 0x00000000); |
782 | WREG32((0x2c18 + j), 0x00000000); |
781 | WREG32((0x2c18 + j), 0x00000000); |
783 | WREG32((0x2c1c + j), 0x00000000); |
782 | WREG32((0x2c1c + j), 0x00000000); |
784 | WREG32((0x2c20 + j), 0x00000000); |
783 | WREG32((0x2c20 + j), 0x00000000); |
785 | WREG32((0x2c24 + j), 0x00000000); |
784 | WREG32((0x2c24 + j), 0x00000000); |
786 | } |
785 | } |
787 | 786 | ||
788 | WREG32(GRBM_CNTL, GRBM_READ_TIMEOUT(0xff)); |
787 | WREG32(GRBM_CNTL, GRBM_READ_TIMEOUT(0xff)); |
789 | 788 | ||
790 | /* Setup tiling */ |
789 | /* Setup tiling */ |
791 | tiling_config = 0; |
790 | tiling_config = 0; |
792 | ramcfg = RREG32(RAMCFG); |
791 | ramcfg = RREG32(RAMCFG); |
793 | switch (rdev->config.r600.max_tile_pipes) { |
792 | switch (rdev->config.r600.max_tile_pipes) { |
794 | case 1: |
793 | case 1: |
795 | tiling_config |= PIPE_TILING(0); |
794 | tiling_config |= PIPE_TILING(0); |
796 | break; |
795 | break; |
797 | case 2: |
796 | case 2: |
798 | tiling_config |= PIPE_TILING(1); |
797 | tiling_config |= PIPE_TILING(1); |
799 | break; |
798 | break; |
800 | case 4: |
799 | case 4: |
801 | tiling_config |= PIPE_TILING(2); |
800 | tiling_config |= PIPE_TILING(2); |
802 | break; |
801 | break; |
803 | case 8: |
802 | case 8: |
804 | tiling_config |= PIPE_TILING(3); |
803 | tiling_config |= PIPE_TILING(3); |
805 | break; |
804 | break; |
806 | default: |
805 | default: |
807 | break; |
806 | break; |
808 | } |
807 | } |
809 | tiling_config |= BANK_TILING((ramcfg & NOOFBANK_MASK) >> NOOFBANK_SHIFT); |
808 | tiling_config |= BANK_TILING((ramcfg & NOOFBANK_MASK) >> NOOFBANK_SHIFT); |
810 | tiling_config |= GROUP_SIZE(0); |
809 | tiling_config |= GROUP_SIZE(0); |
811 | tmp = (ramcfg & NOOFROWS_MASK) >> NOOFROWS_SHIFT; |
810 | tmp = (ramcfg & NOOFROWS_MASK) >> NOOFROWS_SHIFT; |
812 | if (tmp > 3) { |
811 | if (tmp > 3) { |
813 | tiling_config |= ROW_TILING(3); |
812 | tiling_config |= ROW_TILING(3); |
814 | tiling_config |= SAMPLE_SPLIT(3); |
813 | tiling_config |= SAMPLE_SPLIT(3); |
815 | } else { |
814 | } else { |
816 | tiling_config |= ROW_TILING(tmp); |
815 | tiling_config |= ROW_TILING(tmp); |
817 | tiling_config |= SAMPLE_SPLIT(tmp); |
816 | tiling_config |= SAMPLE_SPLIT(tmp); |
818 | } |
817 | } |
819 | tiling_config |= BANK_SWAPS(1); |
818 | tiling_config |= BANK_SWAPS(1); |
820 | tmp = r600_get_tile_pipe_to_backend_map(rdev->config.r600.max_tile_pipes, |
819 | tmp = r600_get_tile_pipe_to_backend_map(rdev->config.r600.max_tile_pipes, |
821 | rdev->config.r600.max_backends, |
820 | rdev->config.r600.max_backends, |
822 | (0xff << rdev->config.r600.max_backends) & 0xff); |
821 | (0xff << rdev->config.r600.max_backends) & 0xff); |
823 | tiling_config |= BACKEND_MAP(tmp); |
822 | tiling_config |= BACKEND_MAP(tmp); |
824 | WREG32(GB_TILING_CONFIG, tiling_config); |
823 | WREG32(GB_TILING_CONFIG, tiling_config); |
825 | WREG32(DCP_TILING_CONFIG, tiling_config & 0xffff); |
824 | WREG32(DCP_TILING_CONFIG, tiling_config & 0xffff); |
826 | WREG32(HDP_TILING_CONFIG, tiling_config & 0xffff); |
825 | WREG32(HDP_TILING_CONFIG, tiling_config & 0xffff); |
827 | 826 | ||
828 | tmp = BACKEND_DISABLE((R6XX_MAX_BACKENDS_MASK << rdev->config.r600.max_backends) & R6XX_MAX_BACKENDS_MASK); |
827 | tmp = BACKEND_DISABLE((R6XX_MAX_BACKENDS_MASK << rdev->config.r600.max_backends) & R6XX_MAX_BACKENDS_MASK); |
829 | WREG32(CC_RB_BACKEND_DISABLE, tmp); |
828 | WREG32(CC_RB_BACKEND_DISABLE, tmp); |
830 | 829 | ||
831 | /* Setup pipes */ |
830 | /* Setup pipes */ |
832 | tmp = INACTIVE_QD_PIPES((R6XX_MAX_PIPES_MASK << rdev->config.r600.max_pipes) & R6XX_MAX_PIPES_MASK); |
831 | tmp = INACTIVE_QD_PIPES((R6XX_MAX_PIPES_MASK << rdev->config.r600.max_pipes) & R6XX_MAX_PIPES_MASK); |
833 | tmp |= INACTIVE_SIMDS((R6XX_MAX_SIMDS_MASK << rdev->config.r600.max_simds) & R6XX_MAX_SIMDS_MASK); |
832 | tmp |= INACTIVE_SIMDS((R6XX_MAX_SIMDS_MASK << rdev->config.r600.max_simds) & R6XX_MAX_SIMDS_MASK); |
834 | WREG32(CC_GC_SHADER_PIPE_CONFIG, tmp); |
833 | WREG32(CC_GC_SHADER_PIPE_CONFIG, tmp); |
835 | WREG32(GC_USER_SHADER_PIPE_CONFIG, tmp); |
834 | WREG32(GC_USER_SHADER_PIPE_CONFIG, tmp); |
836 | 835 | ||
837 | tmp = R6XX_MAX_BACKENDS - r600_count_pipe_bits(tmp & INACTIVE_QD_PIPES_MASK); |
836 | tmp = R6XX_MAX_BACKENDS - r600_count_pipe_bits(tmp & INACTIVE_QD_PIPES_MASK); |
838 | WREG32(VGT_OUT_DEALLOC_CNTL, (tmp * 4) & DEALLOC_DIST_MASK); |
837 | WREG32(VGT_OUT_DEALLOC_CNTL, (tmp * 4) & DEALLOC_DIST_MASK); |
839 | WREG32(VGT_VERTEX_REUSE_BLOCK_CNTL, ((tmp * 4) - 2) & VTX_REUSE_DEPTH_MASK); |
838 | WREG32(VGT_VERTEX_REUSE_BLOCK_CNTL, ((tmp * 4) - 2) & VTX_REUSE_DEPTH_MASK); |
840 | 839 | ||
841 | /* Setup some CP states */ |
840 | /* Setup some CP states */ |
842 | WREG32(CP_QUEUE_THRESHOLDS, (ROQ_IB1_START(0x16) | ROQ_IB2_START(0x2b))); |
841 | WREG32(CP_QUEUE_THRESHOLDS, (ROQ_IB1_START(0x16) | ROQ_IB2_START(0x2b))); |
843 | WREG32(CP_MEQ_THRESHOLDS, (MEQ_END(0x40) | ROQ_END(0x40))); |
842 | WREG32(CP_MEQ_THRESHOLDS, (MEQ_END(0x40) | ROQ_END(0x40))); |
844 | 843 | ||
845 | WREG32(TA_CNTL_AUX, (DISABLE_CUBE_ANISO | SYNC_GRADIENT | |
844 | WREG32(TA_CNTL_AUX, (DISABLE_CUBE_ANISO | SYNC_GRADIENT | |
846 | SYNC_WALKER | SYNC_ALIGNER)); |
845 | SYNC_WALKER | SYNC_ALIGNER)); |
847 | /* Setup various GPU states */ |
846 | /* Setup various GPU states */ |
848 | if (rdev->family == CHIP_RV670) |
847 | if (rdev->family == CHIP_RV670) |
849 | WREG32(ARB_GDEC_RD_CNTL, 0x00000021); |
848 | WREG32(ARB_GDEC_RD_CNTL, 0x00000021); |
850 | 849 | ||
851 | tmp = RREG32(SX_DEBUG_1); |
850 | tmp = RREG32(SX_DEBUG_1); |
852 | tmp |= SMX_EVENT_RELEASE; |
851 | tmp |= SMX_EVENT_RELEASE; |
853 | if ((rdev->family > CHIP_R600)) |
852 | if ((rdev->family > CHIP_R600)) |
854 | tmp |= ENABLE_NEW_SMX_ADDRESS; |
853 | tmp |= ENABLE_NEW_SMX_ADDRESS; |
855 | WREG32(SX_DEBUG_1, tmp); |
854 | WREG32(SX_DEBUG_1, tmp); |
856 | 855 | ||
857 | if (((rdev->family) == CHIP_R600) || |
856 | if (((rdev->family) == CHIP_R600) || |
858 | ((rdev->family) == CHIP_RV630) || |
857 | ((rdev->family) == CHIP_RV630) || |
859 | ((rdev->family) == CHIP_RV610) || |
858 | ((rdev->family) == CHIP_RV610) || |
860 | ((rdev->family) == CHIP_RV620) || |
859 | ((rdev->family) == CHIP_RV620) || |
- | 860 | ((rdev->family) == CHIP_RS780) || |
|
861 | ((rdev->family) == CHIP_RS780)) { |
861 | ((rdev->family) == CHIP_RS880)) { |
862 | WREG32(DB_DEBUG, PREZ_MUST_WAIT_FOR_POSTZ_DONE); |
862 | WREG32(DB_DEBUG, PREZ_MUST_WAIT_FOR_POSTZ_DONE); |
863 | } else { |
863 | } else { |
864 | WREG32(DB_DEBUG, 0); |
864 | WREG32(DB_DEBUG, 0); |
865 | } |
865 | } |
866 | WREG32(DB_WATERMARKS, (DEPTH_FREE(4) | DEPTH_CACHELINE_FREE(16) | |
866 | WREG32(DB_WATERMARKS, (DEPTH_FREE(4) | DEPTH_CACHELINE_FREE(16) | |
867 | DEPTH_FLUSH(16) | DEPTH_PENDING_FREE(4))); |
867 | DEPTH_FLUSH(16) | DEPTH_PENDING_FREE(4))); |
868 | 868 | ||
869 | WREG32(PA_SC_MULTI_CHIP_CNTL, 0); |
869 | WREG32(PA_SC_MULTI_CHIP_CNTL, 0); |
870 | WREG32(VGT_NUM_INSTANCES, 0); |
870 | WREG32(VGT_NUM_INSTANCES, 0); |
871 | 871 | ||
872 | WREG32(SPI_CONFIG_CNTL, GPR_WRITE_PRIORITY(0)); |
872 | WREG32(SPI_CONFIG_CNTL, GPR_WRITE_PRIORITY(0)); |
873 | WREG32(SPI_CONFIG_CNTL_1, VTX_DONE_DELAY(0)); |
873 | WREG32(SPI_CONFIG_CNTL_1, VTX_DONE_DELAY(0)); |
874 | 874 | ||
875 | tmp = RREG32(SQ_MS_FIFO_SIZES); |
875 | tmp = RREG32(SQ_MS_FIFO_SIZES); |
876 | if (((rdev->family) == CHIP_RV610) || |
876 | if (((rdev->family) == CHIP_RV610) || |
877 | ((rdev->family) == CHIP_RV620) || |
877 | ((rdev->family) == CHIP_RV620) || |
- | 878 | ((rdev->family) == CHIP_RS780) || |
|
878 | ((rdev->family) == CHIP_RS780)) { |
879 | ((rdev->family) == CHIP_RS880)) { |
879 | tmp = (CACHE_FIFO_SIZE(0xa) | |
880 | tmp = (CACHE_FIFO_SIZE(0xa) | |
880 | FETCH_FIFO_HIWATER(0xa) | |
881 | FETCH_FIFO_HIWATER(0xa) | |
881 | DONE_FIFO_HIWATER(0xe0) | |
882 | DONE_FIFO_HIWATER(0xe0) | |
882 | ALU_UPDATE_FIFO_HIWATER(0x8)); |
883 | ALU_UPDATE_FIFO_HIWATER(0x8)); |
883 | } else if (((rdev->family) == CHIP_R600) || |
884 | } else if (((rdev->family) == CHIP_R600) || |
884 | ((rdev->family) == CHIP_RV630)) { |
885 | ((rdev->family) == CHIP_RV630)) { |
885 | tmp &= ~DONE_FIFO_HIWATER(0xff); |
886 | tmp &= ~DONE_FIFO_HIWATER(0xff); |
886 | tmp |= DONE_FIFO_HIWATER(0x4); |
887 | tmp |= DONE_FIFO_HIWATER(0x4); |
887 | } |
888 | } |
888 | WREG32(SQ_MS_FIFO_SIZES, tmp); |
889 | WREG32(SQ_MS_FIFO_SIZES, tmp); |
889 | 890 | ||
890 | /* SQ_CONFIG, SQ_GPR_RESOURCE_MGMT, SQ_THREAD_RESOURCE_MGMT, SQ_STACK_RESOURCE_MGMT |
891 | /* SQ_CONFIG, SQ_GPR_RESOURCE_MGMT, SQ_THREAD_RESOURCE_MGMT, SQ_STACK_RESOURCE_MGMT |
891 | * should be adjusted as needed by the 2D/3D drivers. This just sets default values |
892 | * should be adjusted as needed by the 2D/3D drivers. This just sets default values |
892 | */ |
893 | */ |
893 | sq_config = RREG32(SQ_CONFIG); |
894 | sq_config = RREG32(SQ_CONFIG); |
894 | sq_config &= ~(PS_PRIO(3) | |
895 | sq_config &= ~(PS_PRIO(3) | |
895 | VS_PRIO(3) | |
896 | VS_PRIO(3) | |
896 | GS_PRIO(3) | |
897 | GS_PRIO(3) | |
897 | ES_PRIO(3)); |
898 | ES_PRIO(3)); |
898 | sq_config |= (DX9_CONSTS | |
899 | sq_config |= (DX9_CONSTS | |
899 | VC_ENABLE | |
900 | VC_ENABLE | |
900 | PS_PRIO(0) | |
901 | PS_PRIO(0) | |
901 | VS_PRIO(1) | |
902 | VS_PRIO(1) | |
902 | GS_PRIO(2) | |
903 | GS_PRIO(2) | |
903 | ES_PRIO(3)); |
904 | ES_PRIO(3)); |
904 | 905 | ||
905 | if ((rdev->family) == CHIP_R600) { |
906 | if ((rdev->family) == CHIP_R600) { |
906 | sq_gpr_resource_mgmt_1 = (NUM_PS_GPRS(124) | |
907 | sq_gpr_resource_mgmt_1 = (NUM_PS_GPRS(124) | |
907 | NUM_VS_GPRS(124) | |
908 | NUM_VS_GPRS(124) | |
908 | NUM_CLAUSE_TEMP_GPRS(4)); |
909 | NUM_CLAUSE_TEMP_GPRS(4)); |
909 | sq_gpr_resource_mgmt_2 = (NUM_GS_GPRS(0) | |
910 | sq_gpr_resource_mgmt_2 = (NUM_GS_GPRS(0) | |
910 | NUM_ES_GPRS(0)); |
911 | NUM_ES_GPRS(0)); |
911 | sq_thread_resource_mgmt = (NUM_PS_THREADS(136) | |
912 | sq_thread_resource_mgmt = (NUM_PS_THREADS(136) | |
912 | NUM_VS_THREADS(48) | |
913 | NUM_VS_THREADS(48) | |
913 | NUM_GS_THREADS(4) | |
914 | NUM_GS_THREADS(4) | |
914 | NUM_ES_THREADS(4)); |
915 | NUM_ES_THREADS(4)); |
915 | sq_stack_resource_mgmt_1 = (NUM_PS_STACK_ENTRIES(128) | |
916 | sq_stack_resource_mgmt_1 = (NUM_PS_STACK_ENTRIES(128) | |
916 | NUM_VS_STACK_ENTRIES(128)); |
917 | NUM_VS_STACK_ENTRIES(128)); |
917 | sq_stack_resource_mgmt_2 = (NUM_GS_STACK_ENTRIES(0) | |
918 | sq_stack_resource_mgmt_2 = (NUM_GS_STACK_ENTRIES(0) | |
918 | NUM_ES_STACK_ENTRIES(0)); |
919 | NUM_ES_STACK_ENTRIES(0)); |
919 | } else if (((rdev->family) == CHIP_RV610) || |
920 | } else if (((rdev->family) == CHIP_RV610) || |
920 | ((rdev->family) == CHIP_RV620) || |
921 | ((rdev->family) == CHIP_RV620) || |
- | 922 | ((rdev->family) == CHIP_RS780) || |
|
921 | ((rdev->family) == CHIP_RS780)) { |
923 | ((rdev->family) == CHIP_RS880)) { |
922 | /* no vertex cache */ |
924 | /* no vertex cache */ |
923 | sq_config &= ~VC_ENABLE; |
925 | sq_config &= ~VC_ENABLE; |
924 | 926 | ||
925 | sq_gpr_resource_mgmt_1 = (NUM_PS_GPRS(44) | |
927 | sq_gpr_resource_mgmt_1 = (NUM_PS_GPRS(44) | |
926 | NUM_VS_GPRS(44) | |
928 | NUM_VS_GPRS(44) | |
927 | NUM_CLAUSE_TEMP_GPRS(2)); |
929 | NUM_CLAUSE_TEMP_GPRS(2)); |
928 | sq_gpr_resource_mgmt_2 = (NUM_GS_GPRS(17) | |
930 | sq_gpr_resource_mgmt_2 = (NUM_GS_GPRS(17) | |
929 | NUM_ES_GPRS(17)); |
931 | NUM_ES_GPRS(17)); |
930 | sq_thread_resource_mgmt = (NUM_PS_THREADS(79) | |
932 | sq_thread_resource_mgmt = (NUM_PS_THREADS(79) | |
931 | NUM_VS_THREADS(78) | |
933 | NUM_VS_THREADS(78) | |
932 | NUM_GS_THREADS(4) | |
934 | NUM_GS_THREADS(4) | |
933 | NUM_ES_THREADS(31)); |
935 | NUM_ES_THREADS(31)); |
934 | sq_stack_resource_mgmt_1 = (NUM_PS_STACK_ENTRIES(40) | |
936 | sq_stack_resource_mgmt_1 = (NUM_PS_STACK_ENTRIES(40) | |
935 | NUM_VS_STACK_ENTRIES(40)); |
937 | NUM_VS_STACK_ENTRIES(40)); |
936 | sq_stack_resource_mgmt_2 = (NUM_GS_STACK_ENTRIES(32) | |
938 | sq_stack_resource_mgmt_2 = (NUM_GS_STACK_ENTRIES(32) | |
937 | NUM_ES_STACK_ENTRIES(16)); |
939 | NUM_ES_STACK_ENTRIES(16)); |
938 | } else if (((rdev->family) == CHIP_RV630) || |
940 | } else if (((rdev->family) == CHIP_RV630) || |
939 | ((rdev->family) == CHIP_RV635)) { |
941 | ((rdev->family) == CHIP_RV635)) { |
940 | sq_gpr_resource_mgmt_1 = (NUM_PS_GPRS(44) | |
942 | sq_gpr_resource_mgmt_1 = (NUM_PS_GPRS(44) | |
941 | NUM_VS_GPRS(44) | |
943 | NUM_VS_GPRS(44) | |
942 | NUM_CLAUSE_TEMP_GPRS(2)); |
944 | NUM_CLAUSE_TEMP_GPRS(2)); |
943 | sq_gpr_resource_mgmt_2 = (NUM_GS_GPRS(18) | |
945 | sq_gpr_resource_mgmt_2 = (NUM_GS_GPRS(18) | |
944 | NUM_ES_GPRS(18)); |
946 | NUM_ES_GPRS(18)); |
945 | sq_thread_resource_mgmt = (NUM_PS_THREADS(79) | |
947 | sq_thread_resource_mgmt = (NUM_PS_THREADS(79) | |
946 | NUM_VS_THREADS(78) | |
948 | NUM_VS_THREADS(78) | |
947 | NUM_GS_THREADS(4) | |
949 | NUM_GS_THREADS(4) | |
948 | NUM_ES_THREADS(31)); |
950 | NUM_ES_THREADS(31)); |
949 | sq_stack_resource_mgmt_1 = (NUM_PS_STACK_ENTRIES(40) | |
951 | sq_stack_resource_mgmt_1 = (NUM_PS_STACK_ENTRIES(40) | |
950 | NUM_VS_STACK_ENTRIES(40)); |
952 | NUM_VS_STACK_ENTRIES(40)); |
951 | sq_stack_resource_mgmt_2 = (NUM_GS_STACK_ENTRIES(32) | |
953 | sq_stack_resource_mgmt_2 = (NUM_GS_STACK_ENTRIES(32) | |
952 | NUM_ES_STACK_ENTRIES(16)); |
954 | NUM_ES_STACK_ENTRIES(16)); |
953 | } else if ((rdev->family) == CHIP_RV670) { |
955 | } else if ((rdev->family) == CHIP_RV670) { |
954 | sq_gpr_resource_mgmt_1 = (NUM_PS_GPRS(44) | |
956 | sq_gpr_resource_mgmt_1 = (NUM_PS_GPRS(44) | |
955 | NUM_VS_GPRS(44) | |
957 | NUM_VS_GPRS(44) | |
956 | NUM_CLAUSE_TEMP_GPRS(2)); |
958 | NUM_CLAUSE_TEMP_GPRS(2)); |
957 | sq_gpr_resource_mgmt_2 = (NUM_GS_GPRS(17) | |
959 | sq_gpr_resource_mgmt_2 = (NUM_GS_GPRS(17) | |
958 | NUM_ES_GPRS(17)); |
960 | NUM_ES_GPRS(17)); |
959 | sq_thread_resource_mgmt = (NUM_PS_THREADS(79) | |
961 | sq_thread_resource_mgmt = (NUM_PS_THREADS(79) | |
960 | NUM_VS_THREADS(78) | |
962 | NUM_VS_THREADS(78) | |
961 | NUM_GS_THREADS(4) | |
963 | NUM_GS_THREADS(4) | |
962 | NUM_ES_THREADS(31)); |
964 | NUM_ES_THREADS(31)); |
963 | sq_stack_resource_mgmt_1 = (NUM_PS_STACK_ENTRIES(64) | |
965 | sq_stack_resource_mgmt_1 = (NUM_PS_STACK_ENTRIES(64) | |
964 | NUM_VS_STACK_ENTRIES(64)); |
966 | NUM_VS_STACK_ENTRIES(64)); |
965 | sq_stack_resource_mgmt_2 = (NUM_GS_STACK_ENTRIES(64) | |
967 | sq_stack_resource_mgmt_2 = (NUM_GS_STACK_ENTRIES(64) | |
966 | NUM_ES_STACK_ENTRIES(64)); |
968 | NUM_ES_STACK_ENTRIES(64)); |
967 | } |
969 | } |
968 | 970 | ||
969 | WREG32(SQ_CONFIG, sq_config); |
971 | WREG32(SQ_CONFIG, sq_config); |
970 | WREG32(SQ_GPR_RESOURCE_MGMT_1, sq_gpr_resource_mgmt_1); |
972 | WREG32(SQ_GPR_RESOURCE_MGMT_1, sq_gpr_resource_mgmt_1); |
971 | WREG32(SQ_GPR_RESOURCE_MGMT_2, sq_gpr_resource_mgmt_2); |
973 | WREG32(SQ_GPR_RESOURCE_MGMT_2, sq_gpr_resource_mgmt_2); |
972 | WREG32(SQ_THREAD_RESOURCE_MGMT, sq_thread_resource_mgmt); |
974 | WREG32(SQ_THREAD_RESOURCE_MGMT, sq_thread_resource_mgmt); |
973 | WREG32(SQ_STACK_RESOURCE_MGMT_1, sq_stack_resource_mgmt_1); |
975 | WREG32(SQ_STACK_RESOURCE_MGMT_1, sq_stack_resource_mgmt_1); |
974 | WREG32(SQ_STACK_RESOURCE_MGMT_2, sq_stack_resource_mgmt_2); |
976 | WREG32(SQ_STACK_RESOURCE_MGMT_2, sq_stack_resource_mgmt_2); |
975 | 977 | ||
976 | if (((rdev->family) == CHIP_RV610) || |
978 | if (((rdev->family) == CHIP_RV610) || |
977 | ((rdev->family) == CHIP_RV620) || |
979 | ((rdev->family) == CHIP_RV620) || |
- | 980 | ((rdev->family) == CHIP_RS780) || |
|
978 | ((rdev->family) == CHIP_RS780)) { |
981 | ((rdev->family) == CHIP_RS880)) { |
979 | WREG32(VGT_CACHE_INVALIDATION, CACHE_INVALIDATION(TC_ONLY)); |
982 | WREG32(VGT_CACHE_INVALIDATION, CACHE_INVALIDATION(TC_ONLY)); |
980 | } else { |
983 | } else { |
981 | WREG32(VGT_CACHE_INVALIDATION, CACHE_INVALIDATION(VC_AND_TC)); |
984 | WREG32(VGT_CACHE_INVALIDATION, CACHE_INVALIDATION(VC_AND_TC)); |
982 | } |
985 | } |
983 | 986 | ||
984 | /* More default values. 2D/3D driver should adjust as needed */ |
987 | /* More default values. 2D/3D driver should adjust as needed */ |
985 | WREG32(PA_SC_AA_SAMPLE_LOCS_2S, (S0_X(0xc) | S0_Y(0x4) | |
988 | WREG32(PA_SC_AA_SAMPLE_LOCS_2S, (S0_X(0xc) | S0_Y(0x4) | |
986 | S1_X(0x4) | S1_Y(0xc))); |
989 | S1_X(0x4) | S1_Y(0xc))); |
987 | WREG32(PA_SC_AA_SAMPLE_LOCS_4S, (S0_X(0xe) | S0_Y(0xe) | |
990 | WREG32(PA_SC_AA_SAMPLE_LOCS_4S, (S0_X(0xe) | S0_Y(0xe) | |
988 | S1_X(0x2) | S1_Y(0x2) | |
991 | S1_X(0x2) | S1_Y(0x2) | |
989 | S2_X(0xa) | S2_Y(0x6) | |
992 | S2_X(0xa) | S2_Y(0x6) | |
990 | S3_X(0x6) | S3_Y(0xa))); |
993 | S3_X(0x6) | S3_Y(0xa))); |
991 | WREG32(PA_SC_AA_SAMPLE_LOCS_8S_WD0, (S0_X(0xe) | S0_Y(0xb) | |
994 | WREG32(PA_SC_AA_SAMPLE_LOCS_8S_WD0, (S0_X(0xe) | S0_Y(0xb) | |
992 | S1_X(0x4) | S1_Y(0xc) | |
995 | S1_X(0x4) | S1_Y(0xc) | |
993 | S2_X(0x1) | S2_Y(0x6) | |
996 | S2_X(0x1) | S2_Y(0x6) | |
994 | S3_X(0xa) | S3_Y(0xe))); |
997 | S3_X(0xa) | S3_Y(0xe))); |
995 | WREG32(PA_SC_AA_SAMPLE_LOCS_8S_WD1, (S4_X(0x6) | S4_Y(0x1) | |
998 | WREG32(PA_SC_AA_SAMPLE_LOCS_8S_WD1, (S4_X(0x6) | S4_Y(0x1) | |
996 | S5_X(0x0) | S5_Y(0x0) | |
999 | S5_X(0x0) | S5_Y(0x0) | |
997 | S6_X(0xb) | S6_Y(0x4) | |
1000 | S6_X(0xb) | S6_Y(0x4) | |
998 | S7_X(0x7) | S7_Y(0x8))); |
1001 | S7_X(0x7) | S7_Y(0x8))); |
999 | 1002 | ||
1000 | WREG32(VGT_STRMOUT_EN, 0); |
1003 | WREG32(VGT_STRMOUT_EN, 0); |
1001 | tmp = rdev->config.r600.max_pipes * 16; |
1004 | tmp = rdev->config.r600.max_pipes * 16; |
1002 | switch (rdev->family) { |
1005 | switch (rdev->family) { |
1003 | case CHIP_RV610: |
1006 | case CHIP_RV610: |
1004 | case CHIP_RS780: |
- | |
1005 | case CHIP_RV620: |
1007 | case CHIP_RV620: |
- | 1008 | case CHIP_RS780: |
|
- | 1009 | case CHIP_RS880: |
|
1006 | tmp += 32; |
1010 | tmp += 32; |
1007 | break; |
1011 | break; |
1008 | case CHIP_RV670: |
1012 | case CHIP_RV670: |
1009 | tmp += 128; |
1013 | tmp += 128; |
1010 | break; |
1014 | break; |
1011 | default: |
1015 | default: |
1012 | break; |
1016 | break; |
1013 | } |
1017 | } |
1014 | if (tmp > 256) { |
1018 | if (tmp > 256) { |
1015 | tmp = 256; |
1019 | tmp = 256; |
1016 | } |
1020 | } |
1017 | WREG32(VGT_ES_PER_GS, 128); |
1021 | WREG32(VGT_ES_PER_GS, 128); |
1018 | WREG32(VGT_GS_PER_ES, tmp); |
1022 | WREG32(VGT_GS_PER_ES, tmp); |
1019 | WREG32(VGT_GS_PER_VS, 2); |
1023 | WREG32(VGT_GS_PER_VS, 2); |
1020 | WREG32(VGT_GS_VERTEX_REUSE, 16); |
1024 | WREG32(VGT_GS_VERTEX_REUSE, 16); |
1021 | 1025 | ||
1022 | /* more default values. 2D/3D driver should adjust as needed */ |
1026 | /* more default values. 2D/3D driver should adjust as needed */ |
1023 | WREG32(PA_SC_LINE_STIPPLE_STATE, 0); |
1027 | WREG32(PA_SC_LINE_STIPPLE_STATE, 0); |
1024 | WREG32(VGT_STRMOUT_EN, 0); |
1028 | WREG32(VGT_STRMOUT_EN, 0); |
1025 | WREG32(SX_MISC, 0); |
1029 | WREG32(SX_MISC, 0); |
1026 | WREG32(PA_SC_MODE_CNTL, 0); |
1030 | WREG32(PA_SC_MODE_CNTL, 0); |
1027 | WREG32(PA_SC_AA_CONFIG, 0); |
1031 | WREG32(PA_SC_AA_CONFIG, 0); |
1028 | WREG32(PA_SC_LINE_STIPPLE, 0); |
1032 | WREG32(PA_SC_LINE_STIPPLE, 0); |
1029 | WREG32(SPI_INPUT_Z, 0); |
1033 | WREG32(SPI_INPUT_Z, 0); |
1030 | WREG32(SPI_PS_IN_CONTROL_0, NUM_INTERP(2)); |
1034 | WREG32(SPI_PS_IN_CONTROL_0, NUM_INTERP(2)); |
1031 | WREG32(CB_COLOR7_FRAG, 0); |
1035 | WREG32(CB_COLOR7_FRAG, 0); |
1032 | 1036 | ||
1033 | /* Clear render buffer base addresses */ |
1037 | /* Clear render buffer base addresses */ |
1034 | WREG32(CB_COLOR0_BASE, 0); |
1038 | WREG32(CB_COLOR0_BASE, 0); |
1035 | WREG32(CB_COLOR1_BASE, 0); |
1039 | WREG32(CB_COLOR1_BASE, 0); |
1036 | WREG32(CB_COLOR2_BASE, 0); |
1040 | WREG32(CB_COLOR2_BASE, 0); |
1037 | WREG32(CB_COLOR3_BASE, 0); |
1041 | WREG32(CB_COLOR3_BASE, 0); |
1038 | WREG32(CB_COLOR4_BASE, 0); |
1042 | WREG32(CB_COLOR4_BASE, 0); |
1039 | WREG32(CB_COLOR5_BASE, 0); |
1043 | WREG32(CB_COLOR5_BASE, 0); |
1040 | WREG32(CB_COLOR6_BASE, 0); |
1044 | WREG32(CB_COLOR6_BASE, 0); |
1041 | WREG32(CB_COLOR7_BASE, 0); |
1045 | WREG32(CB_COLOR7_BASE, 0); |
1042 | WREG32(CB_COLOR7_FRAG, 0); |
1046 | WREG32(CB_COLOR7_FRAG, 0); |
1043 | 1047 | ||
1044 | switch (rdev->family) { |
1048 | switch (rdev->family) { |
1045 | case CHIP_RV610: |
1049 | case CHIP_RV610: |
1046 | case CHIP_RS780: |
- | |
1047 | case CHIP_RV620: |
1050 | case CHIP_RV620: |
- | 1051 | case CHIP_RS780: |
|
- | 1052 | case CHIP_RS880: |
|
1048 | tmp = TC_L2_SIZE(8); |
1053 | tmp = TC_L2_SIZE(8); |
1049 | break; |
1054 | break; |
1050 | case CHIP_RV630: |
1055 | case CHIP_RV630: |
1051 | case CHIP_RV635: |
1056 | case CHIP_RV635: |
1052 | tmp = TC_L2_SIZE(4); |
1057 | tmp = TC_L2_SIZE(4); |
1053 | break; |
1058 | break; |
1054 | case CHIP_R600: |
1059 | case CHIP_R600: |
1055 | tmp = TC_L2_SIZE(0) | L2_DISABLE_LATE_HIT; |
1060 | tmp = TC_L2_SIZE(0) | L2_DISABLE_LATE_HIT; |
1056 | break; |
1061 | break; |
1057 | default: |
1062 | default: |
1058 | tmp = TC_L2_SIZE(0); |
1063 | tmp = TC_L2_SIZE(0); |
1059 | break; |
1064 | break; |
1060 | } |
1065 | } |
1061 | WREG32(TC_CNTL, tmp); |
1066 | WREG32(TC_CNTL, tmp); |
1062 | 1067 | ||
1063 | tmp = RREG32(HDP_HOST_PATH_CNTL); |
1068 | tmp = RREG32(HDP_HOST_PATH_CNTL); |
1064 | WREG32(HDP_HOST_PATH_CNTL, tmp); |
1069 | WREG32(HDP_HOST_PATH_CNTL, tmp); |
1065 | 1070 | ||
1066 | tmp = RREG32(ARB_POP); |
1071 | tmp = RREG32(ARB_POP); |
1067 | tmp |= ENABLE_TC128; |
1072 | tmp |= ENABLE_TC128; |
1068 | WREG32(ARB_POP, tmp); |
1073 | WREG32(ARB_POP, tmp); |
1069 | 1074 | ||
1070 | WREG32(PA_SC_MULTI_CHIP_CNTL, 0); |
1075 | WREG32(PA_SC_MULTI_CHIP_CNTL, 0); |
1071 | WREG32(PA_CL_ENHANCE, (CLIP_VTX_REORDER_ENA | |
1076 | WREG32(PA_CL_ENHANCE, (CLIP_VTX_REORDER_ENA | |
1072 | NUM_CLIP_SEQ(3))); |
1077 | NUM_CLIP_SEQ(3))); |
1073 | WREG32(PA_SC_ENHANCE, FORCE_EOV_MAX_CLK_CNT(4095)); |
1078 | WREG32(PA_SC_ENHANCE, FORCE_EOV_MAX_CLK_CNT(4095)); |
1074 | } |
1079 | } |
1075 | 1080 | ||
1076 | 1081 | ||
1077 | /* |
1082 | /* |
1078 | * Indirect registers accessor |
1083 | * Indirect registers accessor |
1079 | */ |
1084 | */ |
1080 | u32 r600_pciep_rreg(struct radeon_device *rdev, u32 reg) |
1085 | u32 r600_pciep_rreg(struct radeon_device *rdev, u32 reg) |
1081 | { |
1086 | { |
1082 | u32 r; |
1087 | u32 r; |
1083 | 1088 | ||
1084 | WREG32(PCIE_PORT_INDEX, ((reg) & 0xff)); |
1089 | WREG32(PCIE_PORT_INDEX, ((reg) & 0xff)); |
1085 | (void)RREG32(PCIE_PORT_INDEX); |
1090 | (void)RREG32(PCIE_PORT_INDEX); |
1086 | r = RREG32(PCIE_PORT_DATA); |
1091 | r = RREG32(PCIE_PORT_DATA); |
1087 | return r; |
1092 | return r; |
1088 | } |
1093 | } |
1089 | 1094 | ||
1090 | void r600_pciep_wreg(struct radeon_device *rdev, u32 reg, u32 v) |
1095 | void r600_pciep_wreg(struct radeon_device *rdev, u32 reg, u32 v) |
1091 | { |
1096 | { |
1092 | WREG32(PCIE_PORT_INDEX, ((reg) & 0xff)); |
1097 | WREG32(PCIE_PORT_INDEX, ((reg) & 0xff)); |
1093 | (void)RREG32(PCIE_PORT_INDEX); |
1098 | (void)RREG32(PCIE_PORT_INDEX); |
1094 | WREG32(PCIE_PORT_DATA, (v)); |
1099 | WREG32(PCIE_PORT_DATA, (v)); |
1095 | (void)RREG32(PCIE_PORT_DATA); |
1100 | (void)RREG32(PCIE_PORT_DATA); |
1096 | } |
1101 | } |
1097 | 1102 | ||
1098 | 1103 | ||
1099 | /* |
1104 | /* |
1100 | * CP & Ring |
1105 | * CP & Ring |
1101 | */ |
1106 | */ |
1102 | void r600_cp_stop(struct radeon_device *rdev) |
1107 | void r600_cp_stop(struct radeon_device *rdev) |
1103 | { |
1108 | { |
1104 | WREG32(R_0086D8_CP_ME_CNTL, S_0086D8_CP_ME_HALT(1)); |
1109 | WREG32(R_0086D8_CP_ME_CNTL, S_0086D8_CP_ME_HALT(1)); |
1105 | } |
1110 | } |
1106 | int r600_cp_start(struct radeon_device *rdev) |
1111 | int r600_cp_start(struct radeon_device *rdev) |
1107 | { |
1112 | { |
1108 | int r; |
1113 | int r; |
1109 | uint32_t cp_me; |
1114 | uint32_t cp_me; |
1110 | 1115 | ||
1111 | r = radeon_ring_lock(rdev, 7); |
1116 | r = radeon_ring_lock(rdev, 7); |
1112 | if (r) { |
1117 | if (r) { |
1113 | DRM_ERROR("radeon: cp failed to lock ring (%d).\n", r); |
1118 | DRM_ERROR("radeon: cp failed to lock ring (%d).\n", r); |
1114 | return r; |
1119 | return r; |
1115 | } |
1120 | } |
1116 | radeon_ring_write(rdev, PACKET3(PACKET3_ME_INITIALIZE, 5)); |
1121 | radeon_ring_write(rdev, PACKET3(PACKET3_ME_INITIALIZE, 5)); |
1117 | radeon_ring_write(rdev, 0x1); |
1122 | radeon_ring_write(rdev, 0x1); |
1118 | if (rdev->family < CHIP_RV770) { |
1123 | if (rdev->family < CHIP_RV770) { |
1119 | radeon_ring_write(rdev, 0x3); |
1124 | radeon_ring_write(rdev, 0x3); |
1120 | radeon_ring_write(rdev, rdev->config.r600.max_hw_contexts - 1); |
1125 | radeon_ring_write(rdev, rdev->config.r600.max_hw_contexts - 1); |
1121 | } else { |
1126 | } else { |
1122 | radeon_ring_write(rdev, 0x0); |
1127 | radeon_ring_write(rdev, 0x0); |
1123 | radeon_ring_write(rdev, rdev->config.rv770.max_hw_contexts - 1); |
1128 | radeon_ring_write(rdev, rdev->config.rv770.max_hw_contexts - 1); |
1124 | } |
1129 | } |
1125 | radeon_ring_write(rdev, PACKET3_ME_INITIALIZE_DEVICE_ID(1)); |
1130 | radeon_ring_write(rdev, PACKET3_ME_INITIALIZE_DEVICE_ID(1)); |
1126 | radeon_ring_write(rdev, 0); |
1131 | radeon_ring_write(rdev, 0); |
1127 | radeon_ring_write(rdev, 0); |
1132 | radeon_ring_write(rdev, 0); |
1128 | radeon_ring_unlock_commit(rdev); |
1133 | radeon_ring_unlock_commit(rdev); |
1129 | 1134 | ||
1130 | cp_me = 0xff; |
1135 | cp_me = 0xff; |
1131 | WREG32(R_0086D8_CP_ME_CNTL, cp_me); |
1136 | WREG32(R_0086D8_CP_ME_CNTL, cp_me); |
1132 | return 0; |
1137 | return 0; |
1133 | } |
1138 | } |
1134 | void r600_cp_commit(struct radeon_device *rdev) |
1139 | void r600_cp_commit(struct radeon_device *rdev) |
1135 | { |
1140 | { |
1136 | WREG32(CP_RB_WPTR, rdev->cp.wptr); |
1141 | WREG32(CP_RB_WPTR, rdev->cp.wptr); |
1137 | (void)RREG32(CP_RB_WPTR); |
1142 | (void)RREG32(CP_RB_WPTR); |
1138 | } |
1143 | } |
1139 | 1144 | ||
1140 | void r600_ring_init(struct radeon_device *rdev, unsigned ring_size) |
1145 | void r600_ring_init(struct radeon_device *rdev, unsigned ring_size) |
1141 | { |
1146 | { |
1142 | u32 rb_bufsz; |
1147 | u32 rb_bufsz; |
1143 | 1148 | ||
1144 | /* Align ring size */ |
1149 | /* Align ring size */ |
1145 | rb_bufsz = drm_order(ring_size / 8); |
1150 | rb_bufsz = drm_order(ring_size / 8); |
1146 | ring_size = (1 << (rb_bufsz + 1)) * 4; |
1151 | ring_size = (1 << (rb_bufsz + 1)) * 4; |
1147 | rdev->cp.ring_size = ring_size; |
1152 | rdev->cp.ring_size = ring_size; |
1148 | rdev->cp.align_mask = 16 - 1; |
1153 | rdev->cp.align_mask = 16 - 1; |
1149 | } |
1154 | } |
1150 | 1155 | ||
1151 | 1156 | ||
1152 | /* |
1157 | /* |
1153 | * GPU scratch registers helpers function. |
1158 | * GPU scratch registers helpers function. |
1154 | */ |
1159 | */ |
1155 | void r600_scratch_init(struct radeon_device *rdev) |
1160 | void r600_scratch_init(struct radeon_device *rdev) |
1156 | { |
1161 | { |
1157 | int i; |
1162 | int i; |
1158 | 1163 | ||
1159 | rdev->scratch.num_reg = 7; |
1164 | rdev->scratch.num_reg = 7; |
1160 | for (i = 0; i < rdev->scratch.num_reg; i++) { |
1165 | for (i = 0; i < rdev->scratch.num_reg; i++) { |
1161 | rdev->scratch.free[i] = true; |
1166 | rdev->scratch.free[i] = true; |
1162 | rdev->scratch.reg[i] = SCRATCH_REG0 + (i * 4); |
1167 | rdev->scratch.reg[i] = SCRATCH_REG0 + (i * 4); |
1163 | } |
1168 | } |
1164 | } |
1169 | } |
1165 | int r600_set_surface_reg(struct radeon_device *rdev, int reg, |
1170 | int r600_set_surface_reg(struct radeon_device *rdev, int reg, |
1166 | uint32_t tiling_flags, uint32_t pitch, |
1171 | uint32_t tiling_flags, uint32_t pitch, |
1167 | uint32_t offset, uint32_t obj_size) |
1172 | uint32_t offset, uint32_t obj_size) |
1168 | { |
1173 | { |
1169 | /* FIXME: implement */ |
1174 | /* FIXME: implement */ |
1170 | return 0; |
1175 | return 0; |
1171 | } |
1176 | } |
1172 | 1177 | ||
1173 | void r600_clear_surface_reg(struct radeon_device *rdev, int reg) |
1178 | void r600_clear_surface_reg(struct radeon_device *rdev, int reg) |
1174 | { |
1179 | { |
1175 | /* FIXME: implement */ |
1180 | /* FIXME: implement */ |
1176 | } |
1181 | } |
1177 | 1182 | ||
1178 | 1183 | ||
1179 | bool r600_card_posted(struct radeon_device *rdev) |
1184 | bool r600_card_posted(struct radeon_device *rdev) |
1180 | { |
1185 | { |
1181 | uint32_t reg; |
1186 | uint32_t reg; |
1182 | 1187 | ||
1183 | /* first check CRTCs */ |
1188 | /* first check CRTCs */ |
1184 | reg = RREG32(D1CRTC_CONTROL) | |
1189 | reg = RREG32(D1CRTC_CONTROL) | |
1185 | RREG32(D2CRTC_CONTROL); |
1190 | RREG32(D2CRTC_CONTROL); |
1186 | if (reg & CRTC_EN) |
1191 | if (reg & CRTC_EN) |
1187 | return true; |
1192 | return true; |
1188 | 1193 | ||
1189 | /* then check MEM_SIZE, in case the crtcs are off */ |
1194 | /* then check MEM_SIZE, in case the crtcs are off */ |
1190 | if (RREG32(CONFIG_MEMSIZE)) |
1195 | if (RREG32(CONFIG_MEMSIZE)) |
1191 | return true; |
1196 | return true; |
1192 | 1197 | ||
1193 | return false; |
1198 | return false; |
1194 | } |
1199 | } |
1195 | 1200 | ||
1196 | int r600_startup(struct radeon_device *rdev) |
1201 | int r600_startup(struct radeon_device *rdev) |
1197 | { |
1202 | { |
1198 | int r; |
1203 | int r; |
1199 | 1204 | ||
1200 | r600_mc_program(rdev); |
1205 | r600_mc_program(rdev); |
1201 | if (rdev->flags & RADEON_IS_AGP) { |
1206 | if (rdev->flags & RADEON_IS_AGP) { |
1202 | r600_agp_enable(rdev); |
1207 | r600_agp_enable(rdev); |
1203 | } else { |
1208 | } else { |
1204 | r = r600_pcie_gart_enable(rdev); |
1209 | r = r600_pcie_gart_enable(rdev); |
1205 | if (r) |
1210 | if (r) |
1206 | return r; |
1211 | return r; |
1207 | } |
1212 | } |
1208 | r600_gpu_init(rdev); |
1213 | r600_gpu_init(rdev); |
1209 | 1214 | ||
1210 | // r = radeon_object_pin(rdev->r600_blit.shader_obj, RADEON_GEM_DOMAIN_VRAM, |
1215 | // r = radeon_object_pin(rdev->r600_blit.shader_obj, RADEON_GEM_DOMAIN_VRAM, |
1211 | // &rdev->r600_blit.shader_gpu_addr); |
1216 | // &rdev->r600_blit.shader_gpu_addr); |
1212 | // if (r) { |
1217 | // if (r) { |
1213 | // DRM_ERROR("failed to pin blit object %d\n", r); |
1218 | // DRM_ERROR("failed to pin blit object %d\n", r); |
1214 | // return r; |
1219 | // return r; |
1215 | // } |
1220 | // } |
1216 | 1221 | ||
1217 | // r = radeon_ring_init(rdev, rdev->cp.ring_size); |
1222 | // r = radeon_ring_init(rdev, rdev->cp.ring_size); |
1218 | // if (r) |
1223 | // if (r) |
1219 | // return r; |
1224 | // return r; |
1220 | // r = r600_cp_load_microcode(rdev); |
1225 | // r = r600_cp_load_microcode(rdev); |
1221 | // if (r) |
1226 | // if (r) |
1222 | // return r; |
1227 | // return r; |
1223 | // r = r600_cp_resume(rdev); |
1228 | // r = r600_cp_resume(rdev); |
1224 | // if (r) |
1229 | // if (r) |
1225 | // return r; |
1230 | // return r; |
1226 | /* write back buffer are not vital so don't worry about failure */ |
1231 | /* write back buffer are not vital so don't worry about failure */ |
1227 | // r600_wb_enable(rdev); |
1232 | // r600_wb_enable(rdev); |
1228 | return 0; |
1233 | return 0; |
1229 | } |
1234 | } |
1230 | 1235 | ||
1231 | void r600_vga_set_state(struct radeon_device *rdev, bool state) |
1236 | void r600_vga_set_state(struct radeon_device *rdev, bool state) |
1232 | { |
1237 | { |
1233 | uint32_t temp; |
1238 | uint32_t temp; |
1234 | 1239 | ||
1235 | temp = RREG32(CONFIG_CNTL); |
1240 | temp = RREG32(CONFIG_CNTL); |
1236 | if (state == false) { |
1241 | if (state == false) { |
1237 | temp &= ~(1<<0); |
1242 | temp &= ~(1<<0); |
1238 | temp |= (1<<1); |
1243 | temp |= (1<<1); |
1239 | } else { |
1244 | } else { |
1240 | temp &= ~(1<<1); |
1245 | temp &= ~(1<<1); |
1241 | } |
1246 | } |
1242 | WREG32(CONFIG_CNTL, temp); |
1247 | WREG32(CONFIG_CNTL, temp); |
1243 | } |
1248 | } |
1244 | 1249 | ||
1245 | 1250 | ||
1246 | 1251 | ||
1247 | 1252 | ||
1248 | 1253 | ||
1249 | /* Plan is to move initialization in that function and use |
1254 | /* Plan is to move initialization in that function and use |
1250 | * helper function so that radeon_device_init pretty much |
1255 | * helper function so that radeon_device_init pretty much |
1251 | * do nothing more than calling asic specific function. This |
1256 | * do nothing more than calling asic specific function. This |
1252 | * should also allow to remove a bunch of callback function |
1257 | * should also allow to remove a bunch of callback function |
1253 | * like vram_info. |
1258 | * like vram_info. |
1254 | */ |
1259 | */ |
1255 | int r600_init(struct radeon_device *rdev) |
1260 | int r600_init(struct radeon_device *rdev) |
1256 | { |
1261 | { |
1257 | int r; |
1262 | int r; |
1258 | 1263 | ||
1259 | r = radeon_dummy_page_init(rdev); |
1264 | r = radeon_dummy_page_init(rdev); |
1260 | if (r) |
1265 | if (r) |
1261 | return r; |
1266 | return r; |
1262 | if (r600_debugfs_mc_info_init(rdev)) { |
1267 | if (r600_debugfs_mc_info_init(rdev)) { |
1263 | DRM_ERROR("Failed to register debugfs file for mc !\n"); |
1268 | DRM_ERROR("Failed to register debugfs file for mc !\n"); |
1264 | } |
1269 | } |
1265 | /* This don't do much */ |
1270 | /* This don't do much */ |
1266 | r = radeon_gem_init(rdev); |
1271 | r = radeon_gem_init(rdev); |
1267 | if (r) |
1272 | if (r) |
1268 | return r; |
1273 | return r; |
1269 | /* Read BIOS */ |
1274 | /* Read BIOS */ |
1270 | if (!radeon_get_bios(rdev)) { |
1275 | if (!radeon_get_bios(rdev)) { |
1271 | if (ASIC_IS_AVIVO(rdev)) |
1276 | if (ASIC_IS_AVIVO(rdev)) |
1272 | return -EINVAL; |
1277 | return -EINVAL; |
1273 | } |
1278 | } |
1274 | /* Must be an ATOMBIOS */ |
1279 | /* Must be an ATOMBIOS */ |
1275 | if (!rdev->is_atom_bios) { |
1280 | if (!rdev->is_atom_bios) { |
1276 | dev_err(rdev->dev, "Expecting atombios for R600 GPU\n"); |
1281 | dev_err(rdev->dev, "Expecting atombios for R600 GPU\n"); |
1277 | return -EINVAL; |
1282 | return -EINVAL; |
1278 | } |
1283 | } |
1279 | r = radeon_atombios_init(rdev); |
1284 | r = radeon_atombios_init(rdev); |
1280 | if (r) |
1285 | if (r) |
1281 | return r; |
1286 | return r; |
1282 | /* Post card if necessary */ |
1287 | /* Post card if necessary */ |
1283 | if (!r600_card_posted(rdev) && rdev->bios) { |
1288 | if (!r600_card_posted(rdev) && rdev->bios) { |
1284 | DRM_INFO("GPU not posted. posting now...\n"); |
1289 | DRM_INFO("GPU not posted. posting now...\n"); |
1285 | atom_asic_init(rdev->mode_info.atom_context); |
1290 | atom_asic_init(rdev->mode_info.atom_context); |
1286 | } |
1291 | } |
1287 | /* Initialize scratch registers */ |
1292 | /* Initialize scratch registers */ |
1288 | r600_scratch_init(rdev); |
1293 | r600_scratch_init(rdev); |
1289 | /* Initialize surface registers */ |
1294 | /* Initialize surface registers */ |
1290 | radeon_surface_init(rdev); |
1295 | radeon_surface_init(rdev); |
- | 1296 | /* Initialize clocks */ |
|
1291 | radeon_get_clock_info(rdev->ddev); |
1297 | radeon_get_clock_info(rdev->ddev); |
1292 | r = radeon_clocks_init(rdev); |
1298 | r = radeon_clocks_init(rdev); |
1293 | if (r) |
1299 | if (r) |
1294 | return r; |
1300 | return r; |
- | 1301 | /* Initialize power management */ |
|
- | 1302 | radeon_pm_init(rdev); |
|
1295 | /* Fence driver */ |
1303 | /* Fence driver */ |
1296 | // r = radeon_fence_driver_init(rdev); |
1304 | // r = radeon_fence_driver_init(rdev); |
1297 | // if (r) |
1305 | // if (r) |
1298 | // return r; |
1306 | // return r; |
1299 | r = r600_mc_init(rdev); |
1307 | r = r600_mc_init(rdev); |
1300 | dbgprintf("mc vram location %x\n", rdev->mc.vram_location); |
1308 | dbgprintf("mc vram location %x\n", rdev->mc.vram_location); |
1301 | if (r) |
1309 | if (r) |
1302 | return r; |
1310 | return r; |
1303 | /* Memory manager */ |
1311 | /* Memory manager */ |
1304 | r = radeon_object_init(rdev); |
1312 | r = radeon_object_init(rdev); |
1305 | if (r) |
1313 | if (r) |
1306 | return r; |
1314 | return r; |
1307 | // rdev->cp.ring_obj = NULL; |
1315 | // rdev->cp.ring_obj = NULL; |
1308 | // r600_ring_init(rdev, 1024 * 1024); |
1316 | // r600_ring_init(rdev, 1024 * 1024); |
1309 | 1317 | ||
1310 | // if (!rdev->me_fw || !rdev->pfp_fw) { |
1318 | // if (!rdev->me_fw || !rdev->pfp_fw) { |
1311 | // r = r600_cp_init_microcode(rdev); |
1319 | // r = r600_cp_init_microcode(rdev); |
1312 | // if (r) { |
1320 | // if (r) { |
1313 | // DRM_ERROR("Failed to load firmware!\n"); |
1321 | // DRM_ERROR("Failed to load firmware!\n"); |
1314 | // return r; |
1322 | // return r; |
1315 | // } |
1323 | // } |
1316 | // } |
1324 | // } |
1317 | 1325 | ||
1318 | r = r600_pcie_gart_init(rdev); |
1326 | r = r600_pcie_gart_init(rdev); |
1319 | if (r) |
1327 | if (r) |
1320 | return r; |
1328 | return r; |
1321 | 1329 | ||
1322 | rdev->accel_working = true; |
1330 | rdev->accel_working = true; |
1323 | // r = r600_blit_init(rdev); |
1331 | // r = r600_blit_init(rdev); |
1324 | // if (r) { |
1332 | // if (r) { |
1325 | // DRM_ERROR("radeon: failled blitter (%d).\n", r); |
1333 | // DRM_ERROR("radeon: failled blitter (%d).\n", r); |
1326 | // return r; |
1334 | // return r; |
1327 | // } |
1335 | // } |
1328 | 1336 | ||
1329 | r = r600_startup(rdev); |
1337 | r = r600_startup(rdev); |
1330 | if (r) { |
1338 | if (r) { |
1331 | // r600_suspend(rdev); |
1339 | // r600_suspend(rdev); |
1332 | // r600_wb_fini(rdev); |
1340 | // r600_wb_fini(rdev); |
1333 | // radeon_ring_fini(rdev); |
1341 | // radeon_ring_fini(rdev); |
1334 | r600_pcie_gart_fini(rdev); |
1342 | r600_pcie_gart_fini(rdev); |
1335 | rdev->accel_working = false; |
1343 | rdev->accel_working = false; |
1336 | } |
1344 | } |
1337 | if (rdev->accel_working) { |
1345 | if (rdev->accel_working) { |
1338 | // r = radeon_ib_pool_init(rdev); |
1346 | // r = radeon_ib_pool_init(rdev); |
1339 | // if (r) { |
1347 | // if (r) { |
1340 | // DRM_ERROR("radeon: failled initializing IB pool (%d).\n", r); |
1348 | // DRM_ERROR("radeon: failled initializing IB pool (%d).\n", r); |
1341 | // rdev->accel_working = false; |
1349 | // rdev->accel_working = false; |
1342 | // } |
1350 | // } |
1343 | // r = r600_ib_test(rdev); |
1351 | // r = r600_ib_test(rdev); |
1344 | // if (r) { |
1352 | // if (r) { |
1345 | // DRM_ERROR("radeon: failled testing IB (%d).\n", r); |
1353 | // DRM_ERROR("radeon: failled testing IB (%d).\n", r); |
1346 | // rdev->accel_working = false; |
1354 | // rdev->accel_working = false; |
1347 | // } |
1355 | // } |
1348 | } |
1356 | } |
1349 | return 0; |
1357 | return 0; |
1350 | } |
1358 | } |
1351 | 1359 | ||
1352 | 1360 | ||
1353 | 1361 | ||
1354 | 1362 | ||
1355 | 1363 | ||
1356 | 1364 | ||
1357 | 1365 | ||
1358 | 1366 | ||
1359 | 1367 | ||
1360 | /* |
1368 | /* |
1361 | * Debugfs info |
1369 | * Debugfs info |
1362 | */ |
1370 | */ |
1363 | #if defined(CONFIG_DEBUG_FS) |
1371 | #if defined(CONFIG_DEBUG_FS) |
1364 | 1372 | ||
1365 | static int r600_debugfs_cp_ring_info(struct seq_file *m, void *data) |
1373 | static int r600_debugfs_cp_ring_info(struct seq_file *m, void *data) |
1366 | { |
1374 | { |
1367 | struct drm_info_node *node = (struct drm_info_node *) m->private; |
1375 | struct drm_info_node *node = (struct drm_info_node *) m->private; |
1368 | struct drm_device *dev = node->minor->dev; |
1376 | struct drm_device *dev = node->minor->dev; |
1369 | struct radeon_device *rdev = dev->dev_private; |
1377 | struct radeon_device *rdev = dev->dev_private; |
1370 | uint32_t rdp, wdp; |
1378 | uint32_t rdp, wdp; |
1371 | unsigned count, i, j; |
1379 | unsigned count, i, j; |
1372 | 1380 | ||
1373 | radeon_ring_free_size(rdev); |
1381 | radeon_ring_free_size(rdev); |
1374 | rdp = RREG32(CP_RB_RPTR); |
1382 | rdp = RREG32(CP_RB_RPTR); |
1375 | wdp = RREG32(CP_RB_WPTR); |
1383 | wdp = RREG32(CP_RB_WPTR); |
1376 | count = (rdp + rdev->cp.ring_size - wdp) & rdev->cp.ptr_mask; |
1384 | count = (rdp + rdev->cp.ring_size - wdp) & rdev->cp.ptr_mask; |
1377 | seq_printf(m, "CP_STAT 0x%08x\n", RREG32(CP_STAT)); |
1385 | seq_printf(m, "CP_STAT 0x%08x\n", RREG32(CP_STAT)); |
1378 | seq_printf(m, "CP_RB_WPTR 0x%08x\n", wdp); |
1386 | seq_printf(m, "CP_RB_WPTR 0x%08x\n", wdp); |
1379 | seq_printf(m, "CP_RB_RPTR 0x%08x\n", rdp); |
1387 | seq_printf(m, "CP_RB_RPTR 0x%08x\n", rdp); |
1380 | seq_printf(m, "%u free dwords in ring\n", rdev->cp.ring_free_dw); |
1388 | seq_printf(m, "%u free dwords in ring\n", rdev->cp.ring_free_dw); |
1381 | seq_printf(m, "%u dwords in ring\n", count); |
1389 | seq_printf(m, "%u dwords in ring\n", count); |
1382 | for (j = 0; j <= count; j++) { |
1390 | for (j = 0; j <= count; j++) { |
1383 | i = (rdp + j) & rdev->cp.ptr_mask; |
1391 | i = (rdp + j) & rdev->cp.ptr_mask; |
1384 | seq_printf(m, "r[%04d]=0x%08x\n", i, rdev->cp.ring[i]); |
1392 | seq_printf(m, "r[%04d]=0x%08x\n", i, rdev->cp.ring[i]); |
1385 | } |
1393 | } |
1386 | return 0; |
1394 | return 0; |
1387 | } |
1395 | } |
1388 | 1396 | ||
1389 | static int r600_debugfs_mc_info(struct seq_file *m, void *data) |
1397 | static int r600_debugfs_mc_info(struct seq_file *m, void *data) |
1390 | { |
1398 | { |
1391 | struct drm_info_node *node = (struct drm_info_node *) m->private; |
1399 | struct drm_info_node *node = (struct drm_info_node *) m->private; |
1392 | struct drm_device *dev = node->minor->dev; |
1400 | struct drm_device *dev = node->minor->dev; |
1393 | struct radeon_device *rdev = dev->dev_private; |
1401 | struct radeon_device *rdev = dev->dev_private; |
1394 | 1402 | ||
1395 | DREG32_SYS(m, rdev, R_000E50_SRBM_STATUS); |
1403 | DREG32_SYS(m, rdev, R_000E50_SRBM_STATUS); |
1396 | DREG32_SYS(m, rdev, VM_L2_STATUS); |
1404 | DREG32_SYS(m, rdev, VM_L2_STATUS); |
1397 | return 0; |
1405 | return 0; |
1398 | } |
1406 | } |
1399 | 1407 | ||
1400 | static struct drm_info_list r600_mc_info_list[] = { |
1408 | static struct drm_info_list r600_mc_info_list[] = { |
1401 | {"r600_mc_info", r600_debugfs_mc_info, 0, NULL}, |
1409 | {"r600_mc_info", r600_debugfs_mc_info, 0, NULL}, |
1402 | {"r600_ring_info", r600_debugfs_cp_ring_info, 0, NULL}, |
1410 | {"r600_ring_info", r600_debugfs_cp_ring_info, 0, NULL}, |
1403 | }; |
1411 | }; |
1404 | #endif |
1412 | #endif |
1405 | 1413 | ||
1406 | int r600_debugfs_mc_info_init(struct radeon_device *rdev) |
1414 | int r600_debugfs_mc_info_init(struct radeon_device *rdev) |
1407 | { |
1415 | { |
1408 | #if defined(CONFIG_DEBUG_FS) |
1416 | #if defined(CONFIG_DEBUG_FS) |
1409 | return radeon_debugfs_add_files(rdev, r600_mc_info_list, ARRAY_SIZE(r600_mc_info_list)); |
1417 | return radeon_debugfs_add_files(rdev, r600_mc_info_list, ARRAY_SIZE(r600_mc_info_list)); |
1410 | #else |
1418 | #else |
1411 | return 0; |
1419 | return 0; |
1412 | #endif |
1420 | #endif |
1413 | }=>1); |
1421 | }=>1); |
1414 | ><1); |
1422 | ><1); |
1415 | >1); |
1423 | >1); |
1416 | ><1); |
1424 | ><1); |
1417 | >0); |
1425 | >0); |
1418 | ><0); |
1426 | ><0); |
1419 | >>><>>><>><>><>><>>>><>><>>><>>>>><>><>><>>>>>>>>> |
1427 | >>><>>><>><>><>><>>>><>><>>><>>>>><>><>><>>>>>>>>> |