Rev 3031 | Go to most recent revision | Show entire file | Regard whitespace | Details | Blame | Last modification | View Log | RSS feed
Rev 3031 | Rev 3243 | ||
---|---|---|---|
Line 60... | Line 60... | ||
60 | #define I810_PTE_BASE 0x10000 |
60 | #define I810_PTE_BASE 0x10000 |
61 | #define I810_PTE_MAIN_UNCACHED 0x00000000 |
61 | #define I810_PTE_MAIN_UNCACHED 0x00000000 |
62 | #define I810_PTE_LOCAL 0x00000002 |
62 | #define I810_PTE_LOCAL 0x00000002 |
63 | #define I810_PTE_VALID 0x00000001 |
63 | #define I810_PTE_VALID 0x00000001 |
64 | #define I830_PTE_SYSTEM_CACHED 0x00000006 |
64 | #define I830_PTE_SYSTEM_CACHED 0x00000006 |
65 | /* GT PTE cache control fields */ |
- | |
66 | #define GEN6_PTE_UNCACHED 0x00000002 |
- | |
67 | #define HSW_PTE_UNCACHED 0x00000000 |
- | |
68 | #define GEN6_PTE_LLC 0x00000004 |
- | |
69 | #define GEN6_PTE_LLC_MLC 0x00000006 |
- | |
70 | #define GEN6_PTE_GFDT 0x00000008 |
- | |
Line 71... | Line 65... | ||
71 | 65 | ||
72 | #define I810_SMRAM_MISCC 0x70 |
66 | #define I810_SMRAM_MISCC 0x70 |
73 | #define I810_GFX_MEM_WIN_SIZE 0x00010000 |
67 | #define I810_GFX_MEM_WIN_SIZE 0x00010000 |
74 | #define I810_GFX_MEM_WIN_32M 0x00010000 |
68 | #define I810_GFX_MEM_WIN_32M 0x00010000 |
Line 95... | Line 89... | ||
95 | #define G4x_GMCH_SIZE_VT_1M (G4x_GMCH_SIZE_1M | G4x_GMCH_SIZE_VT_EN) |
89 | #define G4x_GMCH_SIZE_VT_1M (G4x_GMCH_SIZE_1M | G4x_GMCH_SIZE_VT_EN) |
96 | #define G4x_GMCH_SIZE_VT_1_5M ((0x2 << 8) | G4x_GMCH_SIZE_VT_EN) |
90 | #define G4x_GMCH_SIZE_VT_1_5M ((0x2 << 8) | G4x_GMCH_SIZE_VT_EN) |
97 | #define G4x_GMCH_SIZE_VT_2M (G4x_GMCH_SIZE_2M | G4x_GMCH_SIZE_VT_EN) |
91 | #define G4x_GMCH_SIZE_VT_2M (G4x_GMCH_SIZE_2M | G4x_GMCH_SIZE_VT_EN) |
Line 98... | Line 92... | ||
98 | 92 | ||
99 | #define GFX_FLSH_CNTL 0x2170 /* 915+ */ |
- | |
Line 100... | Line 93... | ||
100 | #define GFX_FLSH_CNTL_VLV 0x101008 |
93 | #define GFX_FLSH_CNTL 0x2170 /* 915+ */ |
101 | 94 | ||
102 | #define I810_DRAM_CTL 0x3000 |
95 | #define I810_DRAM_CTL 0x3000 |
Line 146... | Line 139... | ||
146 | #define INTEL_I7505_ATTBASE 0x78 |
139 | #define INTEL_I7505_ATTBASE 0x78 |
147 | #define INTEL_I7505_ERRSTS 0x42 |
140 | #define INTEL_I7505_ERRSTS 0x42 |
148 | #define INTEL_I7505_AGPCTRL 0x70 |
141 | #define INTEL_I7505_AGPCTRL 0x70 |
149 | #define INTEL_I7505_MCHCFG 0x50 |
142 | #define INTEL_I7505_MCHCFG 0x50 |
Line 150... | Line -... | ||
150 | - | ||
151 | #define SNB_GMCH_CTRL 0x50 |
- | |
152 | #define SNB_GMCH_GMS_STOLEN_MASK 0xF8 |
- | |
153 | #define SNB_GMCH_GMS_STOLEN_32M (1 << 3) |
- | |
154 | #define SNB_GMCH_GMS_STOLEN_64M (2 << 3) |
- | |
155 | #define SNB_GMCH_GMS_STOLEN_96M (3 << 3) |
- | |
156 | #define SNB_GMCH_GMS_STOLEN_128M (4 << 3) |
- | |
157 | #define SNB_GMCH_GMS_STOLEN_160M (5 << 3) |
- | |
158 | #define SNB_GMCH_GMS_STOLEN_192M (6 << 3) |
- | |
159 | #define SNB_GMCH_GMS_STOLEN_224M (7 << 3) |
- | |
160 | #define SNB_GMCH_GMS_STOLEN_256M (8 << 3) |
- | |
161 | #define SNB_GMCH_GMS_STOLEN_288M (9 << 3) |
- | |
162 | #define SNB_GMCH_GMS_STOLEN_320M (0xa << 3) |
- | |
163 | #define SNB_GMCH_GMS_STOLEN_352M (0xb << 3) |
- | |
164 | #define SNB_GMCH_GMS_STOLEN_384M (0xc << 3) |
- | |
165 | #define SNB_GMCH_GMS_STOLEN_416M (0xd << 3) |
- | |
166 | #define SNB_GMCH_GMS_STOLEN_448M (0xe << 3) |
- | |
167 | #define SNB_GMCH_GMS_STOLEN_480M (0xf << 3) |
- | |
168 | #define SNB_GMCH_GMS_STOLEN_512M (0x10 << 3) |
- | |
169 | #define SNB_GTT_SIZE_0M (0 << 8) |
- | |
170 | #define SNB_GTT_SIZE_1M (1 << 8) |
- | |
171 | #define SNB_GTT_SIZE_2M (2 << 8) |
- | |
172 | #define SNB_GTT_SIZE_MASK (3 << 8) |
- | |
173 | 143 | ||
174 | /* pci devices ids */ |
144 | /* pci devices ids */ |
175 | #define PCI_DEVICE_ID_INTEL_E7221_HB 0x2588 |
145 | #define PCI_DEVICE_ID_INTEL_E7221_HB 0x2588 |
176 | #define PCI_DEVICE_ID_INTEL_E7221_IG 0x258a |
146 | #define PCI_DEVICE_ID_INTEL_E7221_IG 0x258a |
177 | #define PCI_DEVICE_ID_INTEL_82946GZ_HB 0x2970 |
147 | #define PCI_DEVICE_ID_INTEL_82946GZ_HB 0x2970 |
Line 217... | Line 187... | ||
217 | #define PCI_DEVICE_ID_INTEL_IRONLAKE_D_IG 0x0042 |
187 | #define PCI_DEVICE_ID_INTEL_IRONLAKE_D_IG 0x0042 |
218 | #define PCI_DEVICE_ID_INTEL_IRONLAKE_M_HB 0x0044 |
188 | #define PCI_DEVICE_ID_INTEL_IRONLAKE_M_HB 0x0044 |
219 | #define PCI_DEVICE_ID_INTEL_IRONLAKE_MA_HB 0x0062 |
189 | #define PCI_DEVICE_ID_INTEL_IRONLAKE_MA_HB 0x0062 |
220 | #define PCI_DEVICE_ID_INTEL_IRONLAKE_MC2_HB 0x006a |
190 | #define PCI_DEVICE_ID_INTEL_IRONLAKE_MC2_HB 0x006a |
221 | #define PCI_DEVICE_ID_INTEL_IRONLAKE_M_IG 0x0046 |
191 | #define PCI_DEVICE_ID_INTEL_IRONLAKE_M_IG 0x0046 |
222 | #define PCI_DEVICE_ID_INTEL_SANDYBRIDGE_HB 0x0100 /* Desktop */ |
- | |
223 | #define PCI_DEVICE_ID_INTEL_SANDYBRIDGE_GT1_IG 0x0102 |
- | |
224 | #define PCI_DEVICE_ID_INTEL_SANDYBRIDGE_GT2_IG 0x0112 |
- | |
225 | #define PCI_DEVICE_ID_INTEL_SANDYBRIDGE_GT2_PLUS_IG 0x0122 |
- | |
226 | #define PCI_DEVICE_ID_INTEL_SANDYBRIDGE_M_HB 0x0104 /* Mobile */ |
- | |
227 | #define PCI_DEVICE_ID_INTEL_SANDYBRIDGE_M_GT1_IG 0x0106 |
- | |
228 | #define PCI_DEVICE_ID_INTEL_SANDYBRIDGE_M_GT2_IG 0x0116 |
- | |
229 | #define PCI_DEVICE_ID_INTEL_SANDYBRIDGE_M_GT2_PLUS_IG 0x0126 |
- | |
230 | #define PCI_DEVICE_ID_INTEL_SANDYBRIDGE_S_HB 0x0108 /* Server */ |
- | |
231 | #define PCI_DEVICE_ID_INTEL_SANDYBRIDGE_S_IG 0x010A |
- | |
232 | #define PCI_DEVICE_ID_INTEL_IVYBRIDGE_HB 0x0150 /* Desktop */ |
- | |
233 | #define PCI_DEVICE_ID_INTEL_IVYBRIDGE_GT1_IG 0x0152 |
- | |
234 | #define PCI_DEVICE_ID_INTEL_IVYBRIDGE_GT2_IG 0x0162 |
- | |
235 | #define PCI_DEVICE_ID_INTEL_IVYBRIDGE_M_HB 0x0154 /* Mobile */ |
- | |
236 | #define PCI_DEVICE_ID_INTEL_IVYBRIDGE_M_GT1_IG 0x0156 |
- | |
237 | #define PCI_DEVICE_ID_INTEL_IVYBRIDGE_M_GT2_IG 0x0166 |
- | |
238 | #define PCI_DEVICE_ID_INTEL_IVYBRIDGE_S_HB 0x0158 /* Server */ |
- | |
239 | #define PCI_DEVICE_ID_INTEL_IVYBRIDGE_S_GT1_IG 0x015A |
- | |
240 | #define PCI_DEVICE_ID_INTEL_IVYBRIDGE_S_GT2_IG 0x016A |
- | |
241 | #define PCI_DEVICE_ID_INTEL_VALLEYVIEW_HB 0x0F00 /* VLV1 */ |
- | |
242 | #define PCI_DEVICE_ID_INTEL_VALLEYVIEW_IG 0x0F30 |
- | |
243 | #define PCI_DEVICE_ID_INTEL_HASWELL_HB 0x0400 /* Desktop */ |
- | |
244 | #define PCI_DEVICE_ID_INTEL_HASWELL_D_GT1_IG 0x0402 |
- | |
245 | #define PCI_DEVICE_ID_INTEL_HASWELL_D_GT2_IG 0x0412 |
- | |
246 | #define PCI_DEVICE_ID_INTEL_HASWELL_D_GT2_PLUS_IG 0x0422 |
- | |
247 | #define PCI_DEVICE_ID_INTEL_HASWELL_M_HB 0x0404 /* Mobile */ |
- | |
248 | #define PCI_DEVICE_ID_INTEL_HASWELL_M_GT1_IG 0x0406 |
- | |
249 | #define PCI_DEVICE_ID_INTEL_HASWELL_M_GT2_IG 0x0416 |
- | |
250 | #define PCI_DEVICE_ID_INTEL_HASWELL_M_GT2_PLUS_IG 0x0426 |
- | |
251 | #define PCI_DEVICE_ID_INTEL_HASWELL_S_HB 0x0408 /* Server */ |
- | |
252 | #define PCI_DEVICE_ID_INTEL_HASWELL_S_GT1_IG 0x040a |
- | |
253 | #define PCI_DEVICE_ID_INTEL_HASWELL_S_GT2_IG 0x041a |
- | |
254 | #define PCI_DEVICE_ID_INTEL_HASWELL_S_GT2_PLUS_IG 0x042a |
- | |
255 | #define PCI_DEVICE_ID_INTEL_HASWELL_E_HB 0x0c04 |
- | |
256 | #define PCI_DEVICE_ID_INTEL_HASWELL_SDV_D_GT1_IG 0x0C02 |
- | |
257 | #define PCI_DEVICE_ID_INTEL_HASWELL_SDV_D_GT2_IG 0x0C12 |
- | |
258 | #define PCI_DEVICE_ID_INTEL_HASWELL_SDV_D_GT2_PLUS_IG 0x0C22 |
- | |
259 | #define PCI_DEVICE_ID_INTEL_HASWELL_SDV_M_GT1_IG 0x0C06 |
- | |
260 | #define PCI_DEVICE_ID_INTEL_HASWELL_SDV_M_GT2_IG 0x0C16 |
- | |
261 | #define PCI_DEVICE_ID_INTEL_HASWELL_SDV_M_GT2_PLUS_IG 0x0C26 |
- | |
262 | #define PCI_DEVICE_ID_INTEL_HASWELL_SDV_S_GT1_IG 0x0C0A |
- | |
263 | #define PCI_DEVICE_ID_INTEL_HASWELL_SDV_S_GT2_IG 0x0C1A |
- | |
264 | #define PCI_DEVICE_ID_INTEL_HASWELL_SDV_S_GT2_PLUS_IG 0x0C2A |
- | |
265 | #define PCI_DEVICE_ID_INTEL_HASWELL_ULT_D_GT1_IG 0x0A02 |
- | |
266 | #define PCI_DEVICE_ID_INTEL_HASWELL_ULT_D_GT2_IG 0x0A12 |
- | |
267 | #define PCI_DEVICE_ID_INTEL_HASWELL_ULT_D_GT2_PLUS_IG 0x0A22 |
- | |
268 | #define PCI_DEVICE_ID_INTEL_HASWELL_ULT_M_GT1_IG 0x0A06 |
- | |
269 | #define PCI_DEVICE_ID_INTEL_HASWELL_ULT_M_GT2_IG 0x0A16 |
- | |
270 | #define PCI_DEVICE_ID_INTEL_HASWELL_ULT_M_GT2_PLUS_IG 0x0A26 |
- | |
271 | #define PCI_DEVICE_ID_INTEL_HASWELL_ULT_S_GT1_IG 0x0A0A |
- | |
272 | #define PCI_DEVICE_ID_INTEL_HASWELL_ULT_S_GT2_IG 0x0A1A |
- | |
273 | #define PCI_DEVICE_ID_INTEL_HASWELL_ULT_S_GT2_PLUS_IG 0x0A2A |
- | |
274 | #define PCI_DEVICE_ID_INTEL_HASWELL_CRW_D_GT1_IG 0x0D12 |
- | |
275 | #define PCI_DEVICE_ID_INTEL_HASWELL_CRW_D_GT2_IG 0x0D22 |
- | |
276 | #define PCI_DEVICE_ID_INTEL_HASWELL_CRW_D_GT2_PLUS_IG 0x0D32 |
- | |
277 | #define PCI_DEVICE_ID_INTEL_HASWELL_CRW_M_GT1_IG 0x0D16 |
- | |
278 | #define PCI_DEVICE_ID_INTEL_HASWELL_CRW_M_GT2_IG 0x0D26 |
- | |
279 | #define PCI_DEVICE_ID_INTEL_HASWELL_CRW_M_GT2_PLUS_IG 0x0D36 |
- | |
280 | #define PCI_DEVICE_ID_INTEL_HASWELL_CRW_S_GT1_IG 0x0D1A |
- | |
281 | #define PCI_DEVICE_ID_INTEL_HASWELL_CRW_S_GT2_IG 0x0D2A |
- | |
282 | #define PCI_DEVICE_ID_INTEL_HASWELL_CRW_S_GT2_PLUS_IG 0x0D3A |
- | |
Line 283... | Line 192... | ||
283 | 192 |