Subversion Repositories Kolibri OS

Rev

Rev 1970 | Go to most recent revision | Show entire file | Regard whitespace | Details | Blame | Last modification | View Log | RSS feed

Rev 1970 Rev 2967
Line 661... Line 661...
661
#define PCI_ATS_CTRL		0x06	/* ATS Control Register */
661
#define PCI_ATS_CTRL		0x06	/* ATS Control Register */
662
#define  PCI_ATS_CTRL_ENABLE	0x8000	/* ATS Enable */
662
#define  PCI_ATS_CTRL_ENABLE	0x8000	/* ATS Enable */
663
#define  PCI_ATS_CTRL_STU(x)	((x) & 0x1f)	/* Smallest Translation Unit */
663
#define  PCI_ATS_CTRL_STU(x)	((x) & 0x1f)	/* Smallest Translation Unit */
664
#define  PCI_ATS_MIN_STU	12	/* shift of minimum STU block */
664
#define  PCI_ATS_MIN_STU	12	/* shift of minimum STU block */
Line -... Line 665...
-
 
665
 
-
 
666
/* Page Request Interface */
-
 
667
#define PCI_PRI_CAP		0x13    /* PRI capability ID */
-
 
668
#define PCI_PRI_CONTROL_OFF	0x04	/* Offset of control register */
-
 
669
#define PCI_PRI_STATUS_OFF	0x06	/* Offset of status register */
-
 
670
#define PCI_PRI_ENABLE		0x0001	/* Enable mask */
-
 
671
#define PCI_PRI_RESET		0x0002	/* Reset bit mask */
-
 
672
#define PCI_PRI_STATUS_RF	0x0001  /* Request Failure */
-
 
673
#define PCI_PRI_STATUS_UPRGI	0x0002  /* Unexpected PRG index */
-
 
674
#define PCI_PRI_STATUS_STOPPED	0x0100  /* PRI Stopped */
-
 
675
#define PCI_PRI_MAX_REQ_OFF	0x08	/* Cap offset for max reqs supported */
-
 
676
#define PCI_PRI_ALLOC_REQ_OFF	0x0c	/* Cap offset for max reqs allowed */
-
 
677
 
-
 
678
/* PASID capability */
-
 
679
#define PCI_PASID_CAP		0x1b    /* PASID capability ID */
-
 
680
#define PCI_PASID_CAP_OFF	0x04    /* PASID feature register */
-
 
681
#define PCI_PASID_CONTROL_OFF   0x06    /* PASID control register */
-
 
682
#define PCI_PASID_ENABLE	0x01	/* Enable/Supported bit */
-
 
683
#define PCI_PASID_EXEC		0x02	/* Exec permissions Enable/Supported */
-
 
684
#define PCI_PASID_PRIV		0x04	/* Priviledge Mode Enable/Support */
665
 
685
 
666
/* Single Root I/O Virtualization */
686
/* Single Root I/O Virtualization */
667
#define PCI_SRIOV_CAP		0x04	/* SR-IOV Capabilities */
687
#define PCI_SRIOV_CAP		0x04	/* SR-IOV Capabilities */
668
#define  PCI_SRIOV_CAP_VFM	0x01	/* VF Migration Capable */
688
#define  PCI_SRIOV_CAP_VFM	0x01	/* VF Migration Capable */
669
#define  PCI_SRIOV_CAP_INTR(x)	((x) >> 21) /* Interrupt Message Number */
689
#define  PCI_SRIOV_CAP_INTR(x)	((x) >> 21) /* Interrupt Message Number */