WebSVN – Kolibri OS – Diff – /drivers/audio/vt823x.asm


;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
;;                                                              ;;
;; Copyright (C) KolibriOS team 2004-2015. All rights reserved. ;;
;; Distributed under terms of the GNU General Public License    ;;
;;                                                              ;;
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
 
format PE DLL native 0.05
entry START
 
DEBUG           equ 1
 
API_VERSION     equ 0x01000100
 
USE_COM_IRQ     equ 0    ;make irq 3 and irq 4 available for PCI devices
IRQ_REMAP       equ 0
IRQ_LINE        equ 0
 
 
;irq 0,1,2,8,12,13 unavailable
;                   FEDCBA9876543210
VALID_IRQ       equ 1100111011111000b
ATTCH_IRQ       equ 0000111010100000b
 
if USE_COM_IRQ
ATTCH_IRQ       equ 0000111010111000b
end if
 
CPU_FREQ        equ  2600d
 
BIT0  EQU 0x00000001
BIT1  EQU 0x00000002
BIT5  EQU 0x00000020
BIT10 EQU 0x00000400
 
VID_VIA           equ 0x1106
 
CTRL_VT82C686     equ 0x3058
CTRL_VT8233_5     equ 0x3059
 
 
CODEC_MASTER_VOL_REG         equ 0x02
CODEC_AUX_VOL                equ 0x04 ;
CODEC_PCM_OUT_REG            equ 0x18 ; PCM output volume
CODEC_EXT_AUDIO_REG          equ 0x28 ; extended audio
CODEC_EXT_AUDIO_CTRL_REG     equ 0x2a ; extended audio control
CODEC_PCM_FRONT_DACRATE_REG  equ 0x2c ; PCM out sample rate
CODEC_PCM_SURND_DACRATE_REG  equ 0x2e ; surround sound sample rate
CODEC_PCM_LFE_DACRATE_REG    equ 0x30 ; LFE sample rate
 
 
;VIA host controller registers set
;; common offsets
VIA_REG_OFFSET_STATUS        equ   0x00    ;; byte - channel status
  VIA_REG_STAT_ACTIVE              equ   0x80    ;; RO
  VIA_REG_STAT_PAUSED              equ   0x40    ;; RO
  VIA_REG_STAT_TRIGGER_QUEUED      equ   0x08    ;; RO
  VIA_REG_STAT_STOPPED             equ   0x04    ;; RWC
  VIA_REG_STAT_EOL                 equ   0x02    ;; RWC
  VIA_REG_STAT_FLAG                equ   0x01    ;; RWC
VIA_REG_OFFSET_CONTROL       equ   0x01    ;; byte - channel control
  VIA_REG_CTRL_START               equ   0x80    ;; WO
  VIA_REG_CTRL_TERMINATE           equ   0x40    ;; WO
  VIA_REG_CTRL_AUTOSTART           equ   0x20
  VIA_REG_CTRL_PAUSE               equ   0x08    ;; RW
  VIA_REG_CTRL_INT_STOP            equ   0x04
  VIA_REG_CTRL_INT_EOL             equ   0x02
  VIA_REG_CTRL_INT_FLAG            equ   0x01
  VIA_REG_CTRL_RESET               equ   0x01    ;; RW - probably reset? undocumented
  VIA_REG_CTRL_INT                 equ  (VIA_REG_CTRL_INT_FLAG or \
                                         VIA_REG_CTRL_INT_EOL or \
                                         VIA_REG_CTRL_AUTOSTART)
VIA_REG_OFFSET_TYPE          equ   0x02    ;; byte - channel type (686 only)
  VIA_REG_TYPE_AUTOSTART           equ   0x80    ;; RW - autostart at EOL
  VIA_REG_TYPE_16BIT               equ   0x20    ;; RW
  VIA_REG_TYPE_STEREO              equ   0x10    ;; RW
  VIA_REG_TYPE_INT_LLINE           equ   0x00
  VIA_REG_TYPE_INT_LSAMPLE         equ   0x04
  VIA_REG_TYPE_INT_LESSONE         equ   0x08
  VIA_REG_TYPE_INT_MASK            equ   0x0c
  VIA_REG_TYPE_INT_EOL             equ   0x02
  VIA_REG_TYPE_INT_FLAG            equ   0x01
VIA_REG_OFFSET_TABLE_PTR     equ   0x04    ;; dword - channel table pointer
VIA_REG_OFFSET_CURR_PTR      equ   0x04    ;; dword - channel current pointer
VIA_REG_OFFSET_STOP_IDX      equ   0x08    ;; dword - stop index, channel type, sample rate
  VIA8233_REG_TYPE_16BIT           equ   0x00200000      ;; RW
  VIA8233_REG_TYPE_STEREO          equ   0x00100000      ;; RW
VIA_REG_OFFSET_CURR_COUNT    equ   0x0c    ;; dword - channel current count (24 bit)
VIA_REG_OFFSET_CURR_INDEX    equ   0x0f    ;; byte - channel current index (for via8233 only)
 
 
VIADEV_PLAYBACK         equ   0x00
VIADEV_CAPTURE          equ   0x10
VIADEV_FM               equ   0x20
 
;; AC'97 ;;
VIA_REG_AC97             equ   0x80    ; dword
  VIA_REG_AC97_CODEC_ID_MASK       equ  0xC0000000 ;(3<<30)
  VIA_REG_AC97_CODEC_ID_SHIFT      equ  30
  VIA_REG_AC97_CODEC_ID_PRIMARY    equ  0x00
  VIA_REG_AC97_CODEC_ID_SECONDARY  equ  0x01
  VIA_REG_AC97_SECONDARY_VALID     equ  0x08000000 ;(1<<27)
  VIA_REG_AC97_PRIMARY_VALID       equ  0x02000000 ;(1<<25)
  VIA_REG_AC97_BUSY                equ  0x01000000 ;(1<<24)
  VIA_REG_AC97_READ                equ  0x00800000 ;(1<<23)
  VIA_REG_AC97_CMD_SHIFT           equ  16
  VIA_REG_AC97_CMD_MASK            equ  0x7E
  VIA_REG_AC97_DATA_SHIFT          equ  0
  VIA_REG_AC97_DATA_MASK           equ  0xFFFF
 
VIA_REG_SGD_SHADOW       equ   0x84    ; dword
 
;; via8233-specific registers ;;
VIA_REG_OFS_PLAYBACK_VOLUME_L   equ  0x02    ;; byte
VIA_REG_OFS_PLAYBACK_VOLUME_R   equ  0x03    ;; byte
VIA_REG_OFS_MULTPLAY_FORMAT     equ  0x02    ;; byte - format and channels
  VIA_REG_MULTPLAY_FMT_8BIT          equ  0x00
  VIA_REG_MULTPLAY_FMT_16BIT         equ  0x80
  VIA_REG_MULTPLAY_FMT_CH_MASK       equ  0x70    ;; # channels << 4 (valid = 1,2,4,6)
VIA_REG_OFS_CAPTURE_FIFO        equ  0x02    ;; byte - bit 6 = fifo  enable
  VIA_REG_CAPTURE_FIFO_ENABLE        equ  0x40
 
VIA_DXS_MAX_VOLUME              equ  31      ;; max. volume (attenuation) of reg 0x32/33
 
VIA_TBL_BIT_FLAG          equ   0x40000000
VIA_TBL_BIT_EOL           equ   0x80000000
 
;; pci space ;;
VIA_ACLINK_STAT           equ   0x40
  ;...
  VIA_ACLINK_C00_READY             equ   0x01 ; primary codec ready
VIA_ACLINK_CTRL           equ   0x41
  VIA_ACLINK_CTRL_ENABLE           equ   0x80 ; 0: disable, 1: enable
  VIA_ACLINK_CTRL_RESET            equ   0x40 ; 0: assert, 1: de-assert
  VIA_ACLINK_CTRL_SYNC             equ   0x20 ; 0: release SYNC, 1: force SYNC hi
  VIA_ACLINK_CTRL_SDO              equ   0x10 ; 0: release SDO, 1: force SDO hi
  VIA_ACLINK_CTRL_VRA              equ   0x08 ; 0: disable VRA, 1: enable VRA
  VIA_ACLINK_CTRL_PCM              equ   0x04 ; 0: disable PCM, 1: enable PCM
  VIA_ACLINK_CTRL_FM               equ   0x02 ; via686 only
  VIA_ACLINK_CTRL_SB               equ   0x01 ; via686 only
  VIA_ACLINK_CTRL_INIT             equ  (VIA_ACLINK_CTRL_ENABLE or \
                                         VIA_ACLINK_CTRL_RESET or \
                                         VIA_ACLINK_CTRL_PCM or \
                                         VIA_ACLINK_CTRL_VRA)
VIA_FUNC_ENABLE           equ   0x42
  VIA_FUNC_MIDI_PNP                equ   0x80 ; FIXME: it's 0x40 in the datasheet!
  VIA_FUNC_MIDI_IRQMASK            equ   0x40 ; FIXME: not documented!
  VIA_FUNC_RX2C_WRITE              equ   0x20
  VIA_FUNC_SB_FIFO_EMPTY           equ   0x10
  VIA_FUNC_ENABLE_GAME             equ   0x08
  VIA_FUNC_ENABLE_FM               equ   0x04
  VIA_FUNC_ENABLE_MIDI             equ   0x02
  VIA_FUNC_ENABLE_SB               equ   0x01
VIA_PNP_CONTROL           equ   0x43
VIA_FM_NMI_CTRL           equ   0x48
VIA8233_VOLCHG_CTRL       equ   0x48
VIA8233_SPDIF_CTRL        equ   0x49
  VIA8233_SPDIF_DX3                equ   0x08
  VIA8233_SPDIF_SLOT_MASK          equ   0x03
  VIA8233_SPDIF_SLOT_1011          equ   0x00
  VIA8233_SPDIF_SLOT_34            equ   0x01
  VIA8233_SPDIF_SLOT_78            equ   0x02
  VIA8233_SPDIF_SLOT_69            equ   0x03
;] Asper
 
 
SRV_GETVERSION        equ  0
DEV_PLAY              equ  1
DEV_STOP              equ  2
DEV_CALLBACK          equ  3
DEV_SET_BUFF          equ  4
DEV_NOTIFY            equ  5
DEV_SET_MASTERVOL     equ  6
DEV_GET_MASTERVOL     equ  7
DEV_GET_INFO          equ  8
DEV_GET_POS           equ  9
 
struc AC_CNTRL              ;AC controller base class
{ .bus                dd ?
  .devfn              dd ?
 
  .vendor             dd ?
  .dev_id             dd ?
  .pci_cmd            dd ?
  .pci_stat           dd ?
 
  .codec_io_base      dd ?
  .codec_mem_base     dd ?
 
  .ctrl_io_base       dd ?
  .ctrl_mem_base      dd ?
  .cfg_reg            dd ?
  .int_line           dd ?
 
  .vendor_ids         dd ?    ;vendor id string
  .ctrl_ids           dd ?    ;hub id string
 
  .buffer             dd ?
 
  .notify_pos         dd ?
  .notify_task        dd ?
 
  .lvi_reg            dd ?
  .ctrl_setup         dd ?
  .user_callback      dd ?
  .codec_read16       dd ?
  .codec_write16      dd ?
 
  .ctrl_read8         dd ?
  .ctrl_read16        dd ?
  .ctrl_read32        dd ?
 
  .ctrl_write8        dd ?
  .ctrl_write16       dd ?
  .ctrl_write32       dd ?
}
 
struc CODEC                ;Audio Chip base class
{
  .chip_id            dd ?
  .flags              dd ?
  .status             dd ?
 
  .ac_vendor_ids      dd ?    ;ac vendor id string
  .chip_ids           dd ?    ;chip model string
 
  .shadow_flag        dd ?
                      dd ?
 
  .regs               dw ?     ; codec registers
  .reg_master_vol     dw ?     ;0x02
  .reg_aux_out_vol    dw ?     ;0x04
  .reg_mone_vol       dw ?     ;0x06
  .reg_master_tone    dw ?     ;0x08
  .reg_beep_vol       dw ?     ;0x0A
  .reg_phone_vol      dw ?     ;0x0C
  .reg_mic_vol        dw ?     ;0x0E
  .reg_line_in_vol    dw ?     ;0x10
  .reg_cd_vol         dw ?     ;0x12
  .reg_video_vol      dw ?     ;0x14
  .reg_aux_in_vol     dw ?     ;0x16
  .reg_pcm_out_vol    dw ?     ;0x18
  .reg_rec_select     dw ?     ;0x1A
  .reg_rec_gain       dw ?     ;0x1C
  .reg_rec_gain_mic   dw ?     ;0x1E
  .reg_gen            dw ?     ;0x20
  .reg_3d_ctrl        dw ?     ;0X22
  .reg_page           dw ?     ;0X24
  .reg_powerdown      dw ?     ;0x26
  .reg_ext_audio      dw ?     ;0x28
  .reg_ext_st         dw ?     ;0x2a
  .reg_pcm_front_rate dw ?     ;0x2c
  .reg_pcm_surr_rate  dw ?     ;0x2e
  .reg_lfe_rate       dw ?     ;0x30
  .reg_pcm_in_rate    dw ?     ;0x32
                      dw ?     ;0x34
  .reg_cent_lfe_vol   dw ?     ;0x36
  .reg_surr_vol       dw ?     ;0x38
  .reg_spdif_ctrl     dw ?     ;0x3A
                      dw ?     ;0x3C
                      dw ?     ;0x3E
                      dw ?     ;0x40
                      dw ?     ;0x42
                      dw ?     ;0x44
                      dw ?     ;0x46
                      dw ?     ;0x48
                      dw ?     ;0x4A
                      dw ?     ;0x4C
                      dw ?     ;0x4E
                      dw ?     ;0x50
                      dw ?     ;0x52
                      dw ?     ;0x54
                      dw ?     ;0x56
                      dw ?     ;0x58
                      dw ?     ;0x5A
                      dw ?     ;0x5C
                      dw ?     ;0x5E
  .reg_page_0         dw ?     ;0x60
  .reg_page_1         dw ?     ;0x62
  .reg_page_2         dw ?     ;0x64
  .reg_page_3         dw ?     ;0x66
  .reg_page_4         dw ?     ;0x68
  .reg_page_5         dw ?     ;0x6A
  .reg_page_6         dw ?     ;0x6C
  .reg_page_7         dw ?     ;0x6E
                      dw ?     ;0x70
                      dw ?     ;0x72
                      dw ?     ;0x74
                      dw ?     ;0x76
                      dw ?     ;0x78
                      dw ?     ;0x7A
  .reg_vendor_id_1    dw ?     ;0x7C
  .reg_vendor_id_2    dw ?     ;0x7E
 
 
  .reset              dd ?    ;virtual
  .set_master_vol     dd ?
}
 
struc CTRL_INFO
{   .pci_cmd          dd ?
    .irq              dd ?
    .glob_cntrl       dd ?
    .glob_sta         dd ?
    .codec_io_base    dd ?
    .ctrl_io_base     dd ?
    .codec_mem_base   dd ?
    .ctrl_mem_base    dd ?
    .codec_id         dd ?
}
 
EVENT_NOTIFY    equ 0x00000200
 
section '.flat' code readable writable executable
include '../struct.inc'
include '../macros.inc'
include '../proc32.inc'
include '../peimport.inc'
 
proc START c, state:dword, cmdline:dword
 
        cmp     [state], 1
        jne     .stop
 
     if DEBUG
        mov     esi, msgInit
        invoke  SysMsgBoardStr
     end if
 
        call    detect_controller
        test    eax, eax
        jz      .fail
 
     if DEBUG
        mov     esi, [ctrl.vendor_ids]
        invoke  SysMsgBoardStr
        mov     esi, [ctrl.ctrl_ids]
        invoke  SysMsgBoardStr
     end if
 
        call    init_controller
        test    eax, eax
        jz      .fail
 
        call    init_codec
        test    eax, eax
        jz      .fail
 
        call    setup_codec
 
        mov     esi, msgPrimBuff
        invoke  SysMsgBoardStr
        call    create_primary_buff
        mov     esi, msgDone
        invoke  SysMsgBoardStr
 
  if IRQ_REMAP
        pushf
        cli
 
        mov     ebx, [ctrl.int_line]
        in      al, 0xA1
        mov     ah, al
        in      al, 0x21
        test    ebx, ebx
        jz      .skip
        bts     ax, bx                          ;mask old line
.skip:
        bts     ax, IRQ_LINE                    ;mask new ine
        out     0x21, al
        mov     al, ah
        out     0xA1, al
 
        invoke  PciWrite8, 0, 0xF8, 0x61, IRQ_LINE      ;remap IRQ
 
        mov     dx, 0x4d0                       ;8259 ELCR1
        in      al, dx
        bts     ax, IRQ_LINE
        out     dx, al                          ;set level-triggered mode
        mov     [ctrl.int_line], IRQ_LINE
        popf
        mov     esi, msgRemap
        invoke  SysMsgBoardStr
  end if
 
        mov     eax, VALID_IRQ
        mov     ebx, [ctrl.int_line]
        mov     esi, msgInvIRQ
        bt      eax, ebx
        jnc     .fail_msg
        mov     eax, ATTCH_IRQ
        mov     esi, msgAttchIRQ
        bt      eax, ebx
        jnc     .fail_msg
 
        invoke  AttachIntHandler, ebx, ac97_irq_VIA, 0
.reg:
        invoke  RegService, sz_sound_srv, service_proc
        ret
.fail:
     if DEBUG
        mov     esi, msgFail
        invoke  SysMsgBoardStr
     end if
        xor     eax, eax
        ret
.fail_msg:
        invoke  SysMsgBoardStr
        xor     eax, eax
        ret
.stop:
        call    stop
        xor     eax, eax
        ret
endp
 
handle     equ  IOCTL.handle
io_code    equ  IOCTL.io_code
input      equ  IOCTL.input
inp_size   equ  IOCTL.inp_size
output     equ  IOCTL.output
out_size   equ  IOCTL.out_size
 
align 4
proc service_proc stdcall, ioctl:dword
 
        mov     edi, [ioctl]
        mov     eax, [edi+io_code]
 
        cmp     eax, SRV_GETVERSION
        jne     @F
        mov     eax, [edi+output]
        cmp     [edi+out_size], 4
        jne     .fail
 
        mov     [eax], dword API_VERSION
        xor     eax, eax
        ret
@@:
        cmp     eax, DEV_PLAY
        jne     @F
     if DEBUG
        mov     esi, msgPlay
        invoke  SysMsgBoardStr
     end if
        call    play
        ret
@@:
        cmp     eax, DEV_STOP
        jne     @F
     if DEBUG
        mov     esi, msgStop
        invoke  SysMsgBoardStr
     end if
        call    stop
        ret
@@:
        cmp     eax, DEV_CALLBACK
        jne     @F
        mov     ebx, [edi+input]
        stdcall set_callback, [ebx]
        ret
@@:
        cmp     eax, DEV_SET_MASTERVOL
        jne     @F
        mov     eax, [edi+input]
        mov     eax, [eax]
        call    set_master_vol          ;eax= vol
        ret
@@:
        cmp     eax, DEV_GET_MASTERVOL
        jne     @F
        mov     ebx, [edi+output]
        stdcall get_master_vol, ebx
        ret
@@:
        cmp     eax, DEV_GET_INFO
        jne     @F
        mov     ebx, [edi+output]
        stdcall get_dev_info, ebx
        ret
@@:
        cmp     eax, DEV_GET_POS
        jne     @F
        push    ebx  edx
        mov     edx, VIADEV_PLAYBACK + VIA_REG_OFFSET_CURR_COUNT
        call    [ctrl.ctrl_read32]
        and     eax, 0x00FFFFFF
        mov     ebx, 4096
        sub     ebx, eax
        shr     ebx, 2
        mov     edx, [edi+output]
        mov     [edx], ebx
        pop     edx ebx
        ret
@@:
.fail:
        or      eax, -1
        ret
endp
 
restore   handle
restore   io_code
restore   input
restore   inp_size
restore   output
restore   out_size
 
 
align 4
proc ac97_irq_VIA
           locals
             status db 0
           endl
 
        mov     edx, VIADEV_PLAYBACK +VIA_REG_OFFSET_STATUS
        call    [ctrl.ctrl_read8]
        test    al, VIA_REG_STAT_ACTIVE
        jz      @f
 
        and     al, VIA_REG_STAT_EOL or VIA_REG_STAT_FLAG or VIA_REG_STAT_STOPPED
        mov     byte [status], al
 
        mov     ebx, dword [buff_list]
        cmp     [ctrl.user_callback], 0
        je      @f
        stdcall [ctrl.user_callback], ebx
       @@:
        mov     al, byte [status]               ;; ack ;;
        mov     edx, VIADEV_PLAYBACK +VIA_REG_OFFSET_STATUS
        call    [ctrl.ctrl_write8]
 
        ret
endp
 
 
align 4
proc create_primary_buff
 
        invoke  KernelAlloc, 0x10000
        mov     [ctrl.buffer], eax
 
        mov     edi, eax
        mov     ecx, 0x10000/4
        xor     eax, eax
        cld
        rep stosd
 
        mov     eax, [ctrl.buffer]
        invoke  GetPgAddr
        mov     edi, pcmout_bdl
        stosd
        mov     eax, 0x80004000
        stosd
 
        mov     edi, buff_list
        mov     eax, [ctrl.buffer]
        mov     ecx, 4
@@:
        mov     [edi], eax
        mov     [edi+16], eax
        mov     [edi+32], eax
        mov     [edi+48], eax
        mov     [edi+64], eax
        mov     [edi+80], eax
        mov     [edi+96], eax
        mov     [edi+112], eax
 
           ;add      eax, 0x4000
        add     edi, 4
        loop    @B
 
        stdcall channel_reset, VIADEV_PLAYBACK
        stdcall codec_check_ready
 
        mov     eax, pcmout_bdl
        mov     ebx, eax
        invoke  GetPgAddr
        and     ebx, 0xFFF
        add     eax, ebx
 
        mov     edx, VIADEV_PLAYBACK +VIA_REG_OFFSET_TABLE_PTR
        call    [ctrl.ctrl_write32]
 
        stdcall codec_check_ready
 
        mov     edx, VIADEV_PLAYBACK +VIA_REG_OFS_PLAYBACK_VOLUME_L
        mov     eax, 7    ;31
        call    [ctrl.ctrl_write8]
 
        mov     edx, VIADEV_PLAYBACK +VIA_REG_OFS_PLAYBACK_VOLUME_R
        mov     eax, 7    ;31
        call    [ctrl.ctrl_write8]
 
        mov     edx, VIADEV_PLAYBACK +VIA_REG_OFFSET_STOP_IDX
        mov     eax, VIA8233_REG_TYPE_16BIT or VIA8233_REG_TYPE_STEREO or 0xfffff or 0xff000000
        mov     [ctrl.lvi_reg], 16  ;0xF;eax
        call    [ctrl.ctrl_write32]
 
        stdcall codec_check_ready
        ret
endp
 
 
proc channel_reset channel:dword
        mov     esi, dword [channel]
        mov     edx, esi
        add     edx, VIA_REG_OFFSET_CONTROL
        mov     eax, VIA_REG_CTRL_PAUSE or VIA_REG_CTRL_TERMINATE or VIA_REG_CTRL_RESET
        call    [ctrl.ctrl_write8]
 
        mov     edx, esi
        add     edx, VIA_REG_OFFSET_CONTROL
        call    [ctrl.ctrl_read8]
 
        mov     eax, 50000       ; wait 50 ms
        call    StallExec
           ; disable interrupts
        mov     edx, esi
        add     edx, VIA_REG_OFFSET_CONTROL
        xor     eax, eax
        call    [ctrl.ctrl_write8]
 
           ; clear interrupts
        mov     edx, esi
        add     edx, VIA_REG_OFFSET_STATUS
        mov     eax, 0x03
        call    [ctrl.ctrl_write8]
 
        ;outb(0x00, VIADEV_REG(viadev, OFFSET_TYPE)); /* for via686 */
          ; mov      edx, esi                  ;; for via686
          ; add      edx, VIA_REG_OFFSET_TYPE
          ; mov      eax, 0x03
          ; call     [ctrl.ctrl_write8]
 
        ;; outl(0, VIADEV_REG(viadev, OFFSET_CURR_PTR));
           ;mov      edx, esi
           ;add      edx, VIA_REG_OFFSET_CURR_PTR
           ;xor      eax, eax
           ;call     [ctrl.ctrl_write8]
 
        ret
endp
 
 
align 4
proc detect_controller
           locals
             last_bus dd ?
             bus      dd ?
             devfn    dd ?
           endl
 
        xor     eax, eax
        mov     [bus], eax
        inc     eax
        invoke  PciApi
        cmp     eax, -1
        je      .err
 
        mov     [last_bus], eax
 
.next_bus:
        and     [devfn], 0
.next_dev:
        invoke  PciRead32, [bus], [devfn], dword 0
        test    eax, eax
        jz      .next
        cmp     eax, -1
        je      .next
 
        mov     edi, devices
@@:
        mov     ebx, [edi]
        test    ebx, ebx
        jz      .next
 
        cmp     eax, ebx
        je      .found
        add     edi, 12
        jmp     @B
.next:
        inc     [devfn]
        cmp     [devfn], 256
        jb      .next_dev
        mov     eax, [bus]
        inc     eax
        mov     [bus], eax
        cmp     eax, [last_bus]
        jna     .next_bus
        xor     eax, eax
        ret
.found:
        mov     ebx, [bus]
        mov     [ctrl.bus], ebx
 
        mov     ecx, [devfn]
        mov     [ctrl.devfn], ecx
 
        mov     edx, eax
        and     edx, 0xFFFF
        mov     [ctrl.vendor], edx
        shr     eax, 16
        mov     [ctrl.dev_id], eax
 
        mov     ebx, [edi+4]
        mov     [ctrl.ctrl_ids], ebx
        mov     esi, [edi+8]
        mov     [ctrl.ctrl_setup], esi
 
        cmp     edx, VID_VIA
        jne     @F
        mov     [ctrl.vendor_ids], msg_VIA
        ret
@@:
 
.err:
        xor     eax, eax
        mov     [ctrl.vendor_ids], eax    ;something  wrong ?
        ret
endp
 
align 4
proc init_controller
 
        invoke  PciRead32, [ctrl.bus], [ctrl.devfn], dword 4
        mov     ebx, eax
        and     eax, 0xFFFF
        mov     [ctrl.pci_cmd], eax
        shr     ebx, 16
        mov     [ctrl.pci_stat], ebx
 
        mov     esi, msgPciCmd
        invoke  SysMsgBoardStr
        call    dword2str
        invoke  SysMsgBoardStr
 
        mov     esi, msgPciStat
        invoke  SysMsgBoardStr
        mov     eax, [ctrl.pci_stat]
        call    dword2str
        invoke  SysMsgBoardStr
 
        mov     esi, msgCtrlIsaIo
        invoke  SysMsgBoardStr
        invoke  PciRead32, [ctrl.bus], [ctrl.devfn], dword 0x10
        call    dword2str
        invoke  SysMsgBoardStr
 
        and     eax, 0xFFC0
        mov     [ctrl.ctrl_io_base], eax
 
.default:
        invoke  PciRead32, [ctrl.bus], [ctrl.devfn], dword 0x3C
        and     eax, 0xFF
@@:
        mov     [ctrl.int_line], eax
 
           ;stdcall  PciRead8, [ctrl.bus], [ctrl.devfn], dword VIA_FUNC_ENABLE ;0x42
           ;mov      byte [old_legacy], al
 
           ;stdcall  PciRead8, [ctrl.bus], [ctrl.devfn], dword VIA_PNP_CONTROL ;0x43
           ;mov      byte [old_legacy_cfg], al
 
           ;mov      al, VIA_FUNC_ENABLE_SB or VIA_FUNC_ENABLE_FM
           ;xor      al, 0xFF
           ;and      al, byte [old_legacy]
           ;and      eax, 0xFF
           ;stdcall  PciWrite8, [ctrl.bus], [ctrl.devfn], dword VIA_FUNC_ENABLE, eax ;0x42
           ;mov      byte [old_legacy], al
 
        call    [ctrl.ctrl_setup]
        xor     eax, eax
        inc     eax
        ret
endp
 
align 4
proc set_VIA
        mov     [ctrl.codec_read16], codec_io_r16         ;virtual
        mov     [ctrl.codec_write16], codec_io_w16        ;virtual
 
        mov     [ctrl.ctrl_read8 ], ctrl_io_r8            ;virtual
        mov     [ctrl.ctrl_read16], ctrl_io_r16           ;virtual
        mov     [ctrl.ctrl_read32], ctrl_io_r32           ;virtual
 
        mov     [ctrl.ctrl_write8 ], ctrl_io_w8           ;virtual
        mov     [ctrl.ctrl_write16], ctrl_io_w16          ;virtual
        mov     [ctrl.ctrl_write32], ctrl_io_w32          ;virtual
        ret
endp
 
 
align 4
proc init_codec
           locals
             counter dd ?
           endl
 
        mov     esi, msgControl
        invoke  SysMsgBoardStr
        invoke  PciRead8, [ctrl.bus], [ctrl.devfn], dword VIA_ACLINK_CTRL
        and     eax, 0xFF
        call    dword2str
        invoke  SysMsgBoardStr
 
        mov     esi, msgStatus
        invoke  SysMsgBoardStr
        invoke  PciRead8, [ctrl.bus], [ctrl.devfn], dword VIA_ACLINK_STAT
        and     eax, 0xFF
        push    eax
        call    dword2str
        invoke  SysMsgBoardStr
        pop     eax
 
        test    eax, VIA_ACLINK_C00_READY
        jnz     .ready
 
        call    reset_codec
        test    eax, eax
        jz      .err
 
.ready:
        xor     edx, edx         ; ac_reg_0
        call    [ctrl.codec_write16]
        jmp     .done
 
.err:
        xor     eax, eax              ; timeout error
        ret
 
.done:
        call    detect_codec
 
        xor     eax, eax
        inc     eax
        ret
endp
 
align 4
proc reset_codec
        invoke  PciWrite8, [ctrl.bus], [ctrl.devfn], dword VIA_ACLINK_CTRL, \
                VIA_ACLINK_CTRL_ENABLE or VIA_ACLINK_CTRL_RESET or VIA_ACLINK_CTRL_SYNC
        mov     eax, 100000        ; wait 100 ms
        call    StallExec
.cold:
        call    cold_reset
        jnc     .ok
 
     if DEBUG
        mov     esi, msgCFail
        invoke  SysMsgBoardStr
     end if
        xor     eax, eax         ; timeout error
        ret
.ok:
     if DEBUG
        mov     esi, msgResetOk
        invoke  SysMsgBoardStr
     end if
        xor     eax, eax
        inc     eax
        ret
endp
 
 
align 4
proc cold_reset
           locals
             counter dd ?
           endl
 
        invoke  PciWrite8, [ctrl.bus], [ctrl.devfn], dword VIA_ACLINK_CTRL, dword 0
 
     if DEBUG
        mov     esi, msgCold
        invoke  SysMsgBoardStr
     end if
 
        mov     eax, 100000         ; wait 100 ms ;400000     ; wait 400 ms
        call    StallExec
 
           ;; ACLink on, deassert ACLink reset, VSR, SGD data out
           ;; note - FM data out has trouble with non VRA codecs !!
        invoke  PciWrite8, [ctrl.bus], [ctrl.devfn], dword VIA_ACLINK_CTRL, dword VIA_ACLINK_CTRL_INIT
 
        mov     [counter], 16        ; total 20*100 ms = 2s
.wait:
        invoke  PciRead8, [ctrl.bus], [ctrl.devfn], dword VIA_ACLINK_STAT
        test    eax, VIA_ACLINK_C00_READY
        jnz     .ok
 
        mov     eax, 100000        ; wait 100 ms
        call    StallExec
 
        dec     [counter]
        jnz     .wait
 
     if DEBUG
        mov     esi, msgCRFail
        invoke  SysMsgBoardStr
     end if
 
.fail:
        stc
        ret
.ok:
        mov     esi, msgControl
        invoke  SysMsgBoardStr
        invoke  PciRead8, [ctrl.bus], [ctrl.devfn], dword VIA_ACLINK_CTRL
        call    dword2str
        invoke  SysMsgBoardStr
 
        mov     esi, msgStatus
        invoke  SysMsgBoardStr
        invoke  PciRead8, [ctrl.bus], [ctrl.devfn], dword VIA_ACLINK_STAT
        and     eax, 0xFF
        push    eax
        call    dword2str
        invoke  SysMsgBoardStr
        pop     eax
 
        test    eax, VIA_ACLINK_C00_READY     ;CTRL_ST_CREADY
        jz      .fail
        clc
        ret
endp
 
align 4
play:
        mov     edx, VIADEV_PLAYBACK +VIA_REG_OFFSET_STOP_IDX
        mov     eax, VIA8233_REG_TYPE_16BIT or VIA8233_REG_TYPE_STEREO or 0xfffff or 0xff000000
        mov     [ctrl.lvi_reg], 16
        call    [ctrl.ctrl_write32]
 
        mov     eax, VIA_REG_CTRL_INT
        or      eax, VIA_REG_CTRL_START
        mov     edx, VIADEV_PLAYBACK +VIA_REG_OFFSET_CONTROL
        call    [ctrl.ctrl_write8]
 
        xor     eax, eax
        ret
 
align 4
stop:
        mov     eax, VIA_REG_CTRL_INT
        or      eax, VIA_REG_CTRL_TERMINATE
        mov     edx, VIADEV_PLAYBACK +VIA_REG_OFFSET_CONTROL
        call    [ctrl.ctrl_write8]
 
        stdcall channel_reset, VIADEV_PLAYBACK
        xor     eax, eax
        ret
 
align 4
proc get_dev_info stdcall, p_info:dword
           virtual at esi
             CTRL_INFO CTRL_INFO
           end virtual
 
        mov     esi, [p_info]
        mov     eax, [ctrl.int_line]
        mov     ecx, [ctrl.ctrl_io_base]
        mov     [CTRL_INFO.irq], eax
        mov     [CTRL_INFO.ctrl_io_base], ecx
 
        xor     eax, eax
           ;mov      edx, VIADEV_PLAYBACK   +VIA_REG_OFFSET_TABLE_PTR
           ;call     [ctrl.ctrl_read32]
        mov     [CTRL_INFO.codec_io_base], eax
           ;mov      edx, VIADEV_PLAYBACK   +VIA_REG_OFFSET_STOP_IDX
           ;call     [ctrl.ctrl_read32]
        mov     [CTRL_INFO.codec_mem_base], eax
           ;mov      edx, VIADEV_PLAYBACK   +VIA_REG_OFFSET_CURR_COUNT
           ;call     [ctrl.ctrl_read32]
        mov     [CTRL_INFO.ctrl_mem_base], eax
 
        mov     eax, [codec.chip_id]
        mov     [CTRL_INFO.codec_id], eax
 
        mov     edx, VIADEV_PLAYBACK +VIA_REG_OFFSET_CONTROL
        call    [ctrl.ctrl_read8]
        and     eax, 0xFF
        mov     [CTRL_INFO.glob_cntrl], eax
 
        mov     edx, VIADEV_PLAYBACK +VIA_REG_OFFSET_STATUS
        call    [ctrl.ctrl_read8]
        and     eax, 0xFF
        mov     [CTRL_INFO.glob_sta], eax
 
        mov     ebx, [ctrl.pci_cmd]
        mov     [CTRL_INFO.pci_cmd], ebx
        ret
endp
 
align 4
proc set_callback stdcall, handler:dword
        mov     eax, [handler]
        mov     [ctrl.user_callback], eax
        ret
endp
 
 
align 4
proc codec_check_ready stdcall
           locals
             counter dd ?
           endl
 
        mov     [counter], 1000         ; total 1000*1 ms = 1s
.wait:
        call    [ctrl.codec_read16]
        test    eax, VIA_REG_AC97_BUSY
        jz      .ok
 
        mov     eax, 1000       ; wait 1 ms
        call    StallExec
 
        sub     [counter] , 1
        jnz     .wait
.err:
        mov     eax, -1
        ret
.ok:
        and     eax, 0xFFFF
        ret
endp
 
 
align 4
proc codec_valid stdcall
        stdcall codec_check_ready
        ret
endp
 
align 4
proc codec_read stdcall, ac_reg:dword      ; reg = edx, reval = eax
           locals
             counter dd ?
           endl
 
           ;Use only primary codec.
        mov     eax, [ac_reg]
        and     eax, 0x7F
        shl     eax, VIA_REG_AC97_CMD_SHIFT
        or      eax, VIA_REG_AC97_PRIMARY_VALID or VIA_REG_AC97_READ
 
        mov     [counter], 3         ; total 3*20 ms = 60ms
.wait:
        push    eax
        call    [ctrl.codec_write16]
 
        mov     eax, 20000       ; wait 20 ms
        call    StallExec
 
        stdcall codec_valid
        cmp     eax, 0
        pop     eax
        jge     .ok
 
        sub     [counter] , 1
        jnz     .wait
        jmp     .err
 
.ok:
        mov     eax, 25000       ; wait 25 ms
        call    StallExec
 
        call    [ctrl.codec_read16]      ;change edx !!!
        and     eax, 0xFFFF
        ret
.err:
     if DEBUG
        mov     esi, msgCInvalid
        invoke  SysMsgBoardStr
     end if
        mov     eax, -1            ; invalid codec error
        ret
endp
 
align 4
proc codec_write stdcall, ac_reg:dword
           ;Use only primary codec.
        mov     esi, [ac_reg]
        mov     edx, esi
        shl     edx, VIA_REG_AC97_CMD_SHIFT
 
        shl     eax, VIA_REG_AC97_DATA_SHIFT
        or      edx, eax
 
        mov     eax, VIA_REG_AC97_CODEC_ID_PRIMARY     ;not VIA_REG_AC97_CODEC_ID_PRIMARY
        shl     eax, VIA_REG_AC97_CODEC_ID_SHIFT
        or      edx, eax
 
        mov     eax, edx
        mov     edx, esi
        call    [ctrl.codec_write16]
        mov     [codec.regs+esi], ax
 
        stdcall codec_check_ready
        cmp     eax, 0
        jl      .err
.ok:
        ret
.err:
     if DEBUG
        mov     esi, msgCFail
        invoke  SysMsgBoardStr
     end if
           ;mov      eax, -1        ; codec not ready error
        ret
endp
 
align 4
proc StallExec
        push    ecx
        push    edx
        push    ebx
        push    eax
 
        mov     ecx, CPU_FREQ
        mul     ecx
        mov     ebx, eax           ;low
        mov     ecx, edx           ;high
        rdtsc
        add     ebx, eax
        adc     ecx, edx
@@:
        rdtsc
        sub     eax, ebx
        sbb     edx, ecx
        js      @B
 
        pop     eax
        pop     ebx
        pop     edx
        pop     ecx
        ret
endp
 
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
;          CONTROLLER IO functions
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
 
align 4
proc codec_io_r16 ;r32
        mov     edx, [ctrl.ctrl_io_base]
        add     edx, VIA_REG_AC97
        in      eax, dx
        ret
endp
 
align 4
proc codec_io_w16 ;w32
        mov     edx, [ctrl.ctrl_io_base]
        add     edx, VIA_REG_AC97
        out     dx, eax
        ret
endp
 
align 4
proc ctrl_io_r8
        add     edx, [ctrl.ctrl_io_base]
        in      al, dx
        ret
endp
 
align 4
proc ctrl_io_r16
        add     edx, [ctrl.ctrl_io_base]
        in      ax, dx
        ret
endp
 
align 4
proc ctrl_io_r32
        add     edx, [ctrl.ctrl_io_base]
        in      eax, dx
        ret
endp
 
align 4
proc ctrl_io_w8
        add     edx, [ctrl.ctrl_io_base]
        out     dx, al
        ret
endp
 
align 4
proc ctrl_io_w16
        add     edx, [ctrl.ctrl_io_base]
        out     dx, ax
        ret
endp
 
align 4
proc ctrl_io_w32
        add     edx, [ctrl.ctrl_io_base]
        out     dx, eax
        ret
endp
 
 
align 4
dword2str:
        push    eax ebx ecx
        mov     esi, hex_buff
        mov     ecx, -8
   @@:
        rol     eax, 4
        mov     ebx, eax
        and     ebx, 0x0F
        mov     bl, [ebx+hexletters]
        mov     [8+esi+ecx], bl
        inc     ecx
        jnz     @B
        pop     ecx ebx eax
        ret
 
hexletters   db '0123456789ABCDEF'
hex_buff     db 8 dup(0),13,10,0
 
 
include "codec.inc"
 
align 4
devices dd (CTRL_VT82C686  shl 16)+VID_VIA,msg_VT82C686,set_VIA
        dd (CTRL_VT8233_5  shl 16)+VID_VIA,msg_VT8233,set_VIA
        dd 0    ;terminator
 
 
msg_VT82C686 db 'VT82C686', 13,10, 0
msg_VT8233   db 'VT8233',   13,10, 0
msg_VIA      db 'VIA'   ,   13,10, 0
 
szKernel            db 'KERNEL', 0
sz_sound_srv        db 'SOUND',0
 
msgInit      db 'detect hardware...',13,10,0
msgFail      db 'device not found',13,10,0
msgAttchIRQ  db 'IRQ line not supported', 13,10, 0
msgInvIRQ    db 'IRQ line not assigned or invalid', 13,10, 0
msgPlay      db 'start play', 13,10,0
msgStop      db 'stop play',  13,10,0
;msgIRQ       db 'AC97 IRQ', 13,10,0
;msgInitCtrl  db 'init controller',13,10,0
;msgInitCodec db 'init codec',13,10,0
msgPrimBuff  db 'create primary buffer ...',0
msgDone      db 'done',13,10,0
msgRemap     db 'Remap IRQ',13,10,0
;msgReg       db 'set service handler',13,10,0
;msgOk        db 'service installed',13,10,0
msgCold      db 'cold reset',13,10,0
;msgWarm      db 'warm reset',13,10,0
;msgWRFail    db 'warm reset failed',13,10,0
msgCRFail    db 'cold reset failed',13,10,0
msgCFail     db 'codec not ready',13,10,0
msgCInvalid  db 'codec is not valid',13,10,0 ;Asper
msgResetOk   db 'reset complete',13,10,0
msgStatus    db 'global status   ',0
msgControl   db 'global control  ',0
msgPciCmd    db 'PCI command     ',0
msgPciStat   db 'PCI status      ',0
msgCtrlIsaIo db 'controller io base   ',0
;msgMixIsaIo  db 'codec io base        ',0
;msgCtrlMMIo  db 'controller mmio base ',0
;msgMixMMIo   db 'codec mmio base      ',0
;msgIrqMap    db 'AC97 irq map as      ',0
 
align 4
data fixups
end data
 
align 8
pcmout_bdl       rq 32
buff_list        rd 32
 
codec CODEC
ctrl AC_CNTRL
 
chip_type        rb 1
>
>
>
>
>
>
>
>
>
>

Rev 5077	Rev 5363
1	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	1	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
2	;; ;;	2	;; ;;
3	;; Copyright (C) KolibriOS team 2004-2014. All rights reserved. ;;	3	;; Copyright (C) KolibriOS team 2004-2015. All rights reserved. ;;
4	;; Distributed under terms of the GNU General Public License ;;	4	;; Distributed under terms of the GNU General Public License ;;
5	;; ;;	5	;; ;;
6	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	6	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
7		7
8	format PE DLL native 0.05	8	format PE DLL native 0.05
9	entry START	9	entry START
10		10
11	DEBUG equ 1	11	DEBUG equ 1
12		12
13	API_VERSION equ 0x01000100	13	API_VERSION equ 0x01000100
14		14
15	USE_COM_IRQ equ 0 ;make irq 3 and irq 4 available for PCI devices	15	USE_COM_IRQ equ 0 ;make irq 3 and irq 4 available for PCI devices
16	IRQ_REMAP equ 0	16	IRQ_REMAP equ 0
17	IRQ_LINE equ 0	17	IRQ_LINE equ 0
18		18
19		19
20	;irq 0,1,2,8,12,13 unavailable	20	;irq 0,1,2,8,12,13 unavailable
21	; FEDCBA9876543210	21	; FEDCBA9876543210
22	VALID_IRQ equ 1100111011111000b	22	VALID_IRQ equ 1100111011111000b
23	ATTCH_IRQ equ 0000111010100000b	23	ATTCH_IRQ equ 0000111010100000b
24		24
25	if USE_COM_IRQ	25	if USE_COM_IRQ
26	ATTCH_IRQ equ 0000111010111000b	26	ATTCH_IRQ equ 0000111010111000b
27	end if	27	end if
28		28
29	CPU_FREQ equ 2600d	29	CPU_FREQ equ 2600d
30		30
31	BIT0 EQU 0x00000001	31	BIT0 EQU 0x00000001
32	BIT1 EQU 0x00000002	32	BIT1 EQU 0x00000002
33	BIT5 EQU 0x00000020	33	BIT5 EQU 0x00000020
34	BIT10 EQU 0x00000400	34	BIT10 EQU 0x00000400
35		35
36	VID_VIA equ 0x1106	36	VID_VIA equ 0x1106
37		37
38	CTRL_VT82C686 equ 0x3058	38	CTRL_VT82C686 equ 0x3058
39	CTRL_VT8233_5 equ 0x3059	39	CTRL_VT8233_5 equ 0x3059
40		40
41		41
42	CODEC_MASTER_VOL_REG equ 0x02	42	CODEC_MASTER_VOL_REG equ 0x02
43	CODEC_AUX_VOL equ 0x04 ;	43	CODEC_AUX_VOL equ 0x04 ;
44	CODEC_PCM_OUT_REG equ 0x18 ; PCM output volume	44	CODEC_PCM_OUT_REG equ 0x18 ; PCM output volume
45	CODEC_EXT_AUDIO_REG equ 0x28 ; extended audio	45	CODEC_EXT_AUDIO_REG equ 0x28 ; extended audio
46	CODEC_EXT_AUDIO_CTRL_REG equ 0x2a ; extended audio control	46	CODEC_EXT_AUDIO_CTRL_REG equ 0x2a ; extended audio control
47	CODEC_PCM_FRONT_DACRATE_REG equ 0x2c ; PCM out sample rate	47	CODEC_PCM_FRONT_DACRATE_REG equ 0x2c ; PCM out sample rate
48	CODEC_PCM_SURND_DACRATE_REG equ 0x2e ; surround sound sample rate	48	CODEC_PCM_SURND_DACRATE_REG equ 0x2e ; surround sound sample rate
49	CODEC_PCM_LFE_DACRATE_REG equ 0x30 ; LFE sample rate	49	CODEC_PCM_LFE_DACRATE_REG equ 0x30 ; LFE sample rate
50		50
51		51
52	;VIA host controller registers set	52	;VIA host controller registers set
53	;; common offsets	53	;; common offsets
54	VIA_REG_OFFSET_STATUS equ 0x00 ;; byte - channel status	54	VIA_REG_OFFSET_STATUS equ 0x00 ;; byte - channel status
55	VIA_REG_STAT_ACTIVE equ 0x80 ;; RO	55	VIA_REG_STAT_ACTIVE equ 0x80 ;; RO
56	VIA_REG_STAT_PAUSED equ 0x40 ;; RO	56	VIA_REG_STAT_PAUSED equ 0x40 ;; RO
57	VIA_REG_STAT_TRIGGER_QUEUED equ 0x08 ;; RO	57	VIA_REG_STAT_TRIGGER_QUEUED equ 0x08 ;; RO
58	VIA_REG_STAT_STOPPED equ 0x04 ;; RWC	58	VIA_REG_STAT_STOPPED equ 0x04 ;; RWC
59	VIA_REG_STAT_EOL equ 0x02 ;; RWC	59	VIA_REG_STAT_EOL equ 0x02 ;; RWC
60	VIA_REG_STAT_FLAG equ 0x01 ;; RWC	60	VIA_REG_STAT_FLAG equ 0x01 ;; RWC
61	VIA_REG_OFFSET_CONTROL equ 0x01 ;; byte - channel control	61	VIA_REG_OFFSET_CONTROL equ 0x01 ;; byte - channel control
62	VIA_REG_CTRL_START equ 0x80 ;; WO	62	VIA_REG_CTRL_START equ 0x80 ;; WO
63	VIA_REG_CTRL_TERMINATE equ 0x40 ;; WO	63	VIA_REG_CTRL_TERMINATE equ 0x40 ;; WO
64	VIA_REG_CTRL_AUTOSTART equ 0x20	64	VIA_REG_CTRL_AUTOSTART equ 0x20
65	VIA_REG_CTRL_PAUSE equ 0x08 ;; RW	65	VIA_REG_CTRL_PAUSE equ 0x08 ;; RW
66	VIA_REG_CTRL_INT_STOP equ 0x04	66	VIA_REG_CTRL_INT_STOP equ 0x04
67	VIA_REG_CTRL_INT_EOL equ 0x02	67	VIA_REG_CTRL_INT_EOL equ 0x02
68	VIA_REG_CTRL_INT_FLAG equ 0x01	68	VIA_REG_CTRL_INT_FLAG equ 0x01
69	VIA_REG_CTRL_RESET equ 0x01 ;; RW - probably reset? undocumented	69	VIA_REG_CTRL_RESET equ 0x01 ;; RW - probably reset? undocumented
70	VIA_REG_CTRL_INT equ (VIA_REG_CTRL_INT_FLAG or \	70	VIA_REG_CTRL_INT equ (VIA_REG_CTRL_INT_FLAG or \
71	VIA_REG_CTRL_INT_EOL or \	71	VIA_REG_CTRL_INT_EOL or \
72	VIA_REG_CTRL_AUTOSTART)	72	VIA_REG_CTRL_AUTOSTART)
73	VIA_REG_OFFSET_TYPE equ 0x02 ;; byte - channel type (686 only)	73	VIA_REG_OFFSET_TYPE equ 0x02 ;; byte - channel type (686 only)
74	VIA_REG_TYPE_AUTOSTART equ 0x80 ;; RW - autostart at EOL	74	VIA_REG_TYPE_AUTOSTART equ 0x80 ;; RW - autostart at EOL
75	VIA_REG_TYPE_16BIT equ 0x20 ;; RW	75	VIA_REG_TYPE_16BIT equ 0x20 ;; RW
76	VIA_REG_TYPE_STEREO equ 0x10 ;; RW	76	VIA_REG_TYPE_STEREO equ 0x10 ;; RW
77	VIA_REG_TYPE_INT_LLINE equ 0x00	77	VIA_REG_TYPE_INT_LLINE equ 0x00
78	VIA_REG_TYPE_INT_LSAMPLE equ 0x04	78	VIA_REG_TYPE_INT_LSAMPLE equ 0x04
79	VIA_REG_TYPE_INT_LESSONE equ 0x08	79	VIA_REG_TYPE_INT_LESSONE equ 0x08
80	VIA_REG_TYPE_INT_MASK equ 0x0c	80	VIA_REG_TYPE_INT_MASK equ 0x0c
81	VIA_REG_TYPE_INT_EOL equ 0x02	81	VIA_REG_TYPE_INT_EOL equ 0x02
82	VIA_REG_TYPE_INT_FLAG equ 0x01	82	VIA_REG_TYPE_INT_FLAG equ 0x01
83	VIA_REG_OFFSET_TABLE_PTR equ 0x04 ;; dword - channel table pointer	83	VIA_REG_OFFSET_TABLE_PTR equ 0x04 ;; dword - channel table pointer
84	VIA_REG_OFFSET_CURR_PTR equ 0x04 ;; dword - channel current pointer	84	VIA_REG_OFFSET_CURR_PTR equ 0x04 ;; dword - channel current pointer
85	VIA_REG_OFFSET_STOP_IDX equ 0x08 ;; dword - stop index, channel type, sample rate	85	VIA_REG_OFFSET_STOP_IDX equ 0x08 ;; dword - stop index, channel type, sample rate
86	VIA8233_REG_TYPE_16BIT equ 0x00200000 ;; RW	86	VIA8233_REG_TYPE_16BIT equ 0x00200000 ;; RW
87	VIA8233_REG_TYPE_STEREO equ 0x00100000 ;; RW	87	VIA8233_REG_TYPE_STEREO equ 0x00100000 ;; RW
88	VIA_REG_OFFSET_CURR_COUNT equ 0x0c ;; dword - channel current count (24 bit)	88	VIA_REG_OFFSET_CURR_COUNT equ 0x0c ;; dword - channel current count (24 bit)
89	VIA_REG_OFFSET_CURR_INDEX equ 0x0f ;; byte - channel current index (for via8233 only)	89	VIA_REG_OFFSET_CURR_INDEX equ 0x0f ;; byte - channel current index (for via8233 only)
90		90
91		91
92	VIADEV_PLAYBACK equ 0x00	92	VIADEV_PLAYBACK equ 0x00
93	VIADEV_CAPTURE equ 0x10	93	VIADEV_CAPTURE equ 0x10
94	VIADEV_FM equ 0x20	94	VIADEV_FM equ 0x20
95		95
96	;; AC'97 ;;	96	;; AC'97 ;;
97	VIA_REG_AC97 equ 0x80 ; dword	97	VIA_REG_AC97 equ 0x80 ; dword
98	VIA_REG_AC97_CODEC_ID_MASK equ 0xC0000000 ;(3<<30)	98	VIA_REG_AC97_CODEC_ID_MASK equ 0xC0000000 ;(3<<30)
99	VIA_REG_AC97_CODEC_ID_SHIFT equ 30	99	VIA_REG_AC97_CODEC_ID_SHIFT equ 30
100	VIA_REG_AC97_CODEC_ID_PRIMARY equ 0x00	100	VIA_REG_AC97_CODEC_ID_PRIMARY equ 0x00
101	VIA_REG_AC97_CODEC_ID_SECONDARY equ 0x01	101	VIA_REG_AC97_CODEC_ID_SECONDARY equ 0x01
102	VIA_REG_AC97_SECONDARY_VALID equ 0x08000000 ;(1<<27)	102	VIA_REG_AC97_SECONDARY_VALID equ 0x08000000 ;(1<<27)
103	VIA_REG_AC97_PRIMARY_VALID equ 0x02000000 ;(1<<25)	103	VIA_REG_AC97_PRIMARY_VALID equ 0x02000000 ;(1<<25)
104	VIA_REG_AC97_BUSY equ 0x01000000 ;(1<<24)	104	VIA_REG_AC97_BUSY equ 0x01000000 ;(1<<24)
105	VIA_REG_AC97_READ equ 0x00800000 ;(1<<23)	105	VIA_REG_AC97_READ equ 0x00800000 ;(1<<23)
106	VIA_REG_AC97_CMD_SHIFT equ 16	106	VIA_REG_AC97_CMD_SHIFT equ 16
107	VIA_REG_AC97_CMD_MASK equ 0x7E	107	VIA_REG_AC97_CMD_MASK equ 0x7E
108	VIA_REG_AC97_DATA_SHIFT equ 0	108	VIA_REG_AC97_DATA_SHIFT equ 0
109	VIA_REG_AC97_DATA_MASK equ 0xFFFF	109	VIA_REG_AC97_DATA_MASK equ 0xFFFF
110		110
111	VIA_REG_SGD_SHADOW equ 0x84 ; dword	111	VIA_REG_SGD_SHADOW equ 0x84 ; dword
112		112
113	;; via8233-specific registers ;;	113	;; via8233-specific registers ;;
114	VIA_REG_OFS_PLAYBACK_VOLUME_L equ 0x02 ;; byte	114	VIA_REG_OFS_PLAYBACK_VOLUME_L equ 0x02 ;; byte
115	VIA_REG_OFS_PLAYBACK_VOLUME_R equ 0x03 ;; byte	115	VIA_REG_OFS_PLAYBACK_VOLUME_R equ 0x03 ;; byte
116	VIA_REG_OFS_MULTPLAY_FORMAT equ 0x02 ;; byte - format and channels	116	VIA_REG_OFS_MULTPLAY_FORMAT equ 0x02 ;; byte - format and channels
117	VIA_REG_MULTPLAY_FMT_8BIT equ 0x00	117	VIA_REG_MULTPLAY_FMT_8BIT equ 0x00
118	VIA_REG_MULTPLAY_FMT_16BIT equ 0x80	118	VIA_REG_MULTPLAY_FMT_16BIT equ 0x80
119	VIA_REG_MULTPLAY_FMT_CH_MASK equ 0x70 ;; # channels << 4 (valid = 1,2,4,6)	119	VIA_REG_MULTPLAY_FMT_CH_MASK equ 0x70 ;; # channels << 4 (valid = 1,2,4,6)
120	VIA_REG_OFS_CAPTURE_FIFO equ 0x02 ;; byte - bit 6 = fifo enable	120	VIA_REG_OFS_CAPTURE_FIFO equ 0x02 ;; byte - bit 6 = fifo enable
121	VIA_REG_CAPTURE_FIFO_ENABLE equ 0x40	121	VIA_REG_CAPTURE_FIFO_ENABLE equ 0x40
122		122
123	VIA_DXS_MAX_VOLUME equ 31 ;; max. volume (attenuation) of reg 0x32/33	123	VIA_DXS_MAX_VOLUME equ 31 ;; max. volume (attenuation) of reg 0x32/33
124		124
125	VIA_TBL_BIT_FLAG equ 0x40000000	125	VIA_TBL_BIT_FLAG equ 0x40000000
126	VIA_TBL_BIT_EOL equ 0x80000000	126	VIA_TBL_BIT_EOL equ 0x80000000
127		127
128	;; pci space ;;	128	;; pci space ;;
129	VIA_ACLINK_STAT equ 0x40	129	VIA_ACLINK_STAT equ 0x40
130	;...	130	;...
131	VIA_ACLINK_C00_READY equ 0x01 ; primary codec ready	131	VIA_ACLINK_C00_READY equ 0x01 ; primary codec ready
132	VIA_ACLINK_CTRL equ 0x41	132	VIA_ACLINK_CTRL equ 0x41
133	VIA_ACLINK_CTRL_ENABLE equ 0x80 ; 0: disable, 1: enable	133	VIA_ACLINK_CTRL_ENABLE equ 0x80 ; 0: disable, 1: enable
134	VIA_ACLINK_CTRL_RESET equ 0x40 ; 0: assert, 1: de-assert	134	VIA_ACLINK_CTRL_RESET equ 0x40 ; 0: assert, 1: de-assert
135	VIA_ACLINK_CTRL_SYNC equ 0x20 ; 0: release SYNC, 1: force SYNC hi	135	VIA_ACLINK_CTRL_SYNC equ 0x20 ; 0: release SYNC, 1: force SYNC hi
136	VIA_ACLINK_CTRL_SDO equ 0x10 ; 0: release SDO, 1: force SDO hi	136	VIA_ACLINK_CTRL_SDO equ 0x10 ; 0: release SDO, 1: force SDO hi
137	VIA_ACLINK_CTRL_VRA equ 0x08 ; 0: disable VRA, 1: enable VRA	137	VIA_ACLINK_CTRL_VRA equ 0x08 ; 0: disable VRA, 1: enable VRA
138	VIA_ACLINK_CTRL_PCM equ 0x04 ; 0: disable PCM, 1: enable PCM	138	VIA_ACLINK_CTRL_PCM equ 0x04 ; 0: disable PCM, 1: enable PCM
139	VIA_ACLINK_CTRL_FM equ 0x02 ; via686 only	139	VIA_ACLINK_CTRL_FM equ 0x02 ; via686 only
140	VIA_ACLINK_CTRL_SB equ 0x01 ; via686 only	140	VIA_ACLINK_CTRL_SB equ 0x01 ; via686 only
141	VIA_ACLINK_CTRL_INIT equ (VIA_ACLINK_CTRL_ENABLE or \	141	VIA_ACLINK_CTRL_INIT equ (VIA_ACLINK_CTRL_ENABLE or \
142	VIA_ACLINK_CTRL_RESET or \	142	VIA_ACLINK_CTRL_RESET or \
143	VIA_ACLINK_CTRL_PCM or \	143	VIA_ACLINK_CTRL_PCM or \
144	VIA_ACLINK_CTRL_VRA)	144	VIA_ACLINK_CTRL_VRA)
145	VIA_FUNC_ENABLE equ 0x42	145	VIA_FUNC_ENABLE equ 0x42
146	VIA_FUNC_MIDI_PNP equ 0x80 ; FIXME: it's 0x40 in the datasheet!	146	VIA_FUNC_MIDI_PNP equ 0x80 ; FIXME: it's 0x40 in the datasheet!
147	VIA_FUNC_MIDI_IRQMASK equ 0x40 ; FIXME: not documented!	147	VIA_FUNC_MIDI_IRQMASK equ 0x40 ; FIXME: not documented!
148	VIA_FUNC_RX2C_WRITE equ 0x20	148	VIA_FUNC_RX2C_WRITE equ 0x20
149	VIA_FUNC_SB_FIFO_EMPTY equ 0x10	149	VIA_FUNC_SB_FIFO_EMPTY equ 0x10
150	VIA_FUNC_ENABLE_GAME equ 0x08	150	VIA_FUNC_ENABLE_GAME equ 0x08
151	VIA_FUNC_ENABLE_FM equ 0x04	151	VIA_FUNC_ENABLE_FM equ 0x04
152	VIA_FUNC_ENABLE_MIDI equ 0x02	152	VIA_FUNC_ENABLE_MIDI equ 0x02
153	VIA_FUNC_ENABLE_SB equ 0x01	153	VIA_FUNC_ENABLE_SB equ 0x01
154	VIA_PNP_CONTROL equ 0x43	154	VIA_PNP_CONTROL equ 0x43
155	VIA_FM_NMI_CTRL equ 0x48	155	VIA_FM_NMI_CTRL equ 0x48
156	VIA8233_VOLCHG_CTRL equ 0x48	156	VIA8233_VOLCHG_CTRL equ 0x48
157	VIA8233_SPDIF_CTRL equ 0x49	157	VIA8233_SPDIF_CTRL equ 0x49
158	VIA8233_SPDIF_DX3 equ 0x08	158	VIA8233_SPDIF_DX3 equ 0x08
159	VIA8233_SPDIF_SLOT_MASK equ 0x03	159	VIA8233_SPDIF_SLOT_MASK equ 0x03
160	VIA8233_SPDIF_SLOT_1011 equ 0x00	160	VIA8233_SPDIF_SLOT_1011 equ 0x00
161	VIA8233_SPDIF_SLOT_34 equ 0x01	161	VIA8233_SPDIF_SLOT_34 equ 0x01
162	VIA8233_SPDIF_SLOT_78 equ 0x02	162	VIA8233_SPDIF_SLOT_78 equ 0x02
163	VIA8233_SPDIF_SLOT_69 equ 0x03	163	VIA8233_SPDIF_SLOT_69 equ 0x03
164	;] Asper	164	;] Asper
165		165
166		166
167	SRV_GETVERSION equ 0	167	SRV_GETVERSION equ 0
168	DEV_PLAY equ 1	168	DEV_PLAY equ 1
169	DEV_STOP equ 2	169	DEV_STOP equ 2
170	DEV_CALLBACK equ 3	170	DEV_CALLBACK equ 3
171	DEV_SET_BUFF equ 4	171	DEV_SET_BUFF equ 4
172	DEV_NOTIFY equ 5	172	DEV_NOTIFY equ 5
173	DEV_SET_MASTERVOL equ 6	173	DEV_SET_MASTERVOL equ 6
174	DEV_GET_MASTERVOL equ 7	174	DEV_GET_MASTERVOL equ 7
175	DEV_GET_INFO equ 8	175	DEV_GET_INFO equ 8
176	DEV_GET_POS equ 9	176	DEV_GET_POS equ 9
177		177
178	struc AC_CNTRL ;AC controller base class	178	struc AC_CNTRL ;AC controller base class
179	{ .bus dd ?	179	{ .bus dd ?
180	.devfn dd ?	180	.devfn dd ?
181		181
182	.vendor dd ?	182	.vendor dd ?
183	.dev_id dd ?	183	.dev_id dd ?
184	.pci_cmd dd ?	184	.pci_cmd dd ?
185	.pci_stat dd ?	185	.pci_stat dd ?
186		186
187	.codec_io_base dd ?	187	.codec_io_base dd ?
188	.codec_mem_base dd ?	188	.codec_mem_base dd ?
189		189
190	.ctrl_io_base dd ?	190	.ctrl_io_base dd ?
191	.ctrl_mem_base dd ?	191	.ctrl_mem_base dd ?
192	.cfg_reg dd ?	192	.cfg_reg dd ?
193	.int_line dd ?	193	.int_line dd ?
194		194
195	.vendor_ids dd ? ;vendor id string	195	.vendor_ids dd ? ;vendor id string
196	.ctrl_ids dd ? ;hub id string	196	.ctrl_ids dd ? ;hub id string
197		197
198	.buffer dd ?	198	.buffer dd ?
199		199
200	.notify_pos dd ?	200	.notify_pos dd ?
201	.notify_task dd ?	201	.notify_task dd ?
202		202
203	.lvi_reg dd ?	203	.lvi_reg dd ?
204	.ctrl_setup dd ?	204	.ctrl_setup dd ?
205	.user_callback dd ?	205	.user_callback dd ?
206	.codec_read16 dd ?	206	.codec_read16 dd ?
207	.codec_write16 dd ?	207	.codec_write16 dd ?
208		208
209	.ctrl_read8 dd ?	209	.ctrl_read8 dd ?
210	.ctrl_read16 dd ?	210	.ctrl_read16 dd ?
211	.ctrl_read32 dd ?	211	.ctrl_read32 dd ?
212		212
213	.ctrl_write8 dd ?	213	.ctrl_write8 dd ?
214	.ctrl_write16 dd ?	214	.ctrl_write16 dd ?
215	.ctrl_write32 dd ?	215	.ctrl_write32 dd ?
216	}	216	}
217		217
218	struc CODEC ;Audio Chip base class	218	struc CODEC ;Audio Chip base class
219	{	219	{
220	.chip_id dd ?	220	.chip_id dd ?
221	.flags dd ?	221	.flags dd ?
222	.status dd ?	222	.status dd ?
223		223
224	.ac_vendor_ids dd ? ;ac vendor id string	224	.ac_vendor_ids dd ? ;ac vendor id string
225	.chip_ids dd ? ;chip model string	225	.chip_ids dd ? ;chip model string
226		226
227	.shadow_flag dd ?	227	.shadow_flag dd ?
228	dd ?	228	dd ?
229		229
230	.regs dw ? ; codec registers	230	.regs dw ? ; codec registers
231	.reg_master_vol dw ? ;0x02	231	.reg_master_vol dw ? ;0x02
232	.reg_aux_out_vol dw ? ;0x04	232	.reg_aux_out_vol dw ? ;0x04
233	.reg_mone_vol dw ? ;0x06	233	.reg_mone_vol dw ? ;0x06
234	.reg_master_tone dw ? ;0x08	234	.reg_master_tone dw ? ;0x08
235	.reg_beep_vol dw ? ;0x0A	235	.reg_beep_vol dw ? ;0x0A
236	.reg_phone_vol dw ? ;0x0C	236	.reg_phone_vol dw ? ;0x0C
237	.reg_mic_vol dw ? ;0x0E	237	.reg_mic_vol dw ? ;0x0E
238	.reg_line_in_vol dw ? ;0x10	238	.reg_line_in_vol dw ? ;0x10
239	.reg_cd_vol dw ? ;0x12	239	.reg_cd_vol dw ? ;0x12
240	.reg_video_vol dw ? ;0x14	240	.reg_video_vol dw ? ;0x14
241	.reg_aux_in_vol dw ? ;0x16	241	.reg_aux_in_vol dw ? ;0x16
242	.reg_pcm_out_vol dw ? ;0x18	242	.reg_pcm_out_vol dw ? ;0x18
243	.reg_rec_select dw ? ;0x1A	243	.reg_rec_select dw ? ;0x1A
244	.reg_rec_gain dw ? ;0x1C	244	.reg_rec_gain dw ? ;0x1C
245	.reg_rec_gain_mic dw ? ;0x1E	245	.reg_rec_gain_mic dw ? ;0x1E
246	.reg_gen dw ? ;0x20	246	.reg_gen dw ? ;0x20
247	.reg_3d_ctrl dw ? ;0X22	247	.reg_3d_ctrl dw ? ;0X22
248	.reg_page dw ? ;0X24	248	.reg_page dw ? ;0X24
249	.reg_powerdown dw ? ;0x26	249	.reg_powerdown dw ? ;0x26
250	.reg_ext_audio dw ? ;0x28	250	.reg_ext_audio dw ? ;0x28
251	.reg_ext_st dw ? ;0x2a	251	.reg_ext_st dw ? ;0x2a
252	.reg_pcm_front_rate dw ? ;0x2c	252	.reg_pcm_front_rate dw ? ;0x2c
253	.reg_pcm_surr_rate dw ? ;0x2e	253	.reg_pcm_surr_rate dw ? ;0x2e
254	.reg_lfe_rate dw ? ;0x30	254	.reg_lfe_rate dw ? ;0x30
255	.reg_pcm_in_rate dw ? ;0x32	255	.reg_pcm_in_rate dw ? ;0x32
256	dw ? ;0x34	256	dw ? ;0x34
257	.reg_cent_lfe_vol dw ? ;0x36	257	.reg_cent_lfe_vol dw ? ;0x36
258	.reg_surr_vol dw ? ;0x38	258	.reg_surr_vol dw ? ;0x38
259	.reg_spdif_ctrl dw ? ;0x3A	259	.reg_spdif_ctrl dw ? ;0x3A
260	dw ? ;0x3C	260	dw ? ;0x3C
261	dw ? ;0x3E	261	dw ? ;0x3E
262	dw ? ;0x40	262	dw ? ;0x40
263	dw ? ;0x42	263	dw ? ;0x42
264	dw ? ;0x44	264	dw ? ;0x44
265	dw ? ;0x46	265	dw ? ;0x46
266	dw ? ;0x48	266	dw ? ;0x48
267	dw ? ;0x4A	267	dw ? ;0x4A
268	dw ? ;0x4C	268	dw ? ;0x4C
269	dw ? ;0x4E	269	dw ? ;0x4E
270	dw ? ;0x50	270	dw ? ;0x50
271	dw ? ;0x52	271	dw ? ;0x52
272	dw ? ;0x54	272	dw ? ;0x54
273	dw ? ;0x56	273	dw ? ;0x56
274	dw ? ;0x58	274	dw ? ;0x58
275	dw ? ;0x5A	275	dw ? ;0x5A
276	dw ? ;0x5C	276	dw ? ;0x5C
277	dw ? ;0x5E	277	dw ? ;0x5E
278	.reg_page_0 dw ? ;0x60	278	.reg_page_0 dw ? ;0x60
279	.reg_page_1 dw ? ;0x62	279	.reg_page_1 dw ? ;0x62
280	.reg_page_2 dw ? ;0x64	280	.reg_page_2 dw ? ;0x64
281	.reg_page_3 dw ? ;0x66	281	.reg_page_3 dw ? ;0x66
282	.reg_page_4 dw ? ;0x68	282	.reg_page_4 dw ? ;0x68
283	.reg_page_5 dw ? ;0x6A	283	.reg_page_5 dw ? ;0x6A
284	.reg_page_6 dw ? ;0x6C	284	.reg_page_6 dw ? ;0x6C
285	.reg_page_7 dw ? ;0x6E	285	.reg_page_7 dw ? ;0x6E
286	dw ? ;0x70	286	dw ? ;0x70
287	dw ? ;0x72	287	dw ? ;0x72
288	dw ? ;0x74	288	dw ? ;0x74
289	dw ? ;0x76	289	dw ? ;0x76
290	dw ? ;0x78	290	dw ? ;0x78
291	dw ? ;0x7A	291	dw ? ;0x7A
292	.reg_vendor_id_1 dw ? ;0x7C	292	.reg_vendor_id_1 dw ? ;0x7C
293	.reg_vendor_id_2 dw ? ;0x7E	293	.reg_vendor_id_2 dw ? ;0x7E
294		294
295		295
296	.reset dd ? ;virtual	296	.reset dd ? ;virtual
297	.set_master_vol dd ?	297	.set_master_vol dd ?
298	}	298	}
299		299
300	struc CTRL_INFO	300	struc CTRL_INFO
301	{ .pci_cmd dd ?	301	{ .pci_cmd dd ?
302	.irq dd ?	302	.irq dd ?
303	.glob_cntrl dd ?	303	.glob_cntrl dd ?
304	.glob_sta dd ?	304	.glob_sta dd ?
305	.codec_io_base dd ?	305	.codec_io_base dd ?
306	.ctrl_io_base dd ?	306	.ctrl_io_base dd ?
307	.codec_mem_base dd ?	307	.codec_mem_base dd ?
308	.ctrl_mem_base dd ?	308	.ctrl_mem_base dd ?
309	.codec_id dd ?	309	.codec_id dd ?
310	}	310	}
311		311
312	EVENT_NOTIFY equ 0x00000200	312	EVENT_NOTIFY equ 0x00000200
313		313
314	section '.flat' code readable writable executable	314	section '.flat' code readable writable executable
315	include '../struct.inc'	315	include '../struct.inc'
316	include '../macros.inc'	316	include '../macros.inc'
317	include '../proc32.inc'	317	include '../proc32.inc'
318	include '../peimport.inc'	318	include '../peimport.inc'
319		319
320	proc START c, state:dword, cmdline:dword	320	proc START c, state:dword, cmdline:dword
321		321
322	cmp [state], 1	322	cmp [state], 1
323	jne .stop	323	jne .stop
324		324
325	if DEBUG	325	if DEBUG
326	mov esi, msgInit	326	mov esi, msgInit
327	invoke SysMsgBoardStr	327	invoke SysMsgBoardStr
328	end if	328	end if
329		329
330	call detect_controller	330	call detect_controller
331	test eax, eax	331	test eax, eax
332	jz .fail	332	jz .fail
333		333
334	if DEBUG	334	if DEBUG
335	mov esi, [ctrl.vendor_ids]	335	mov esi, [ctrl.vendor_ids]
336	invoke SysMsgBoardStr	336	invoke SysMsgBoardStr
337	mov esi, [ctrl.ctrl_ids]	337	mov esi, [ctrl.ctrl_ids]
338	invoke SysMsgBoardStr	338	invoke SysMsgBoardStr
339	end if	339	end if
340		340
341	call init_controller	341	call init_controller
342	test eax, eax	342	test eax, eax
343	jz .fail	343	jz .fail
344		344
345	call init_codec	345	call init_codec
346	test eax, eax	346	test eax, eax
347	jz .fail	347	jz .fail
348		348
349	call setup_codec	349	call setup_codec
350		350
351	mov esi, msgPrimBuff	351	mov esi, msgPrimBuff
352	invoke SysMsgBoardStr	352	invoke SysMsgBoardStr
353	call create_primary_buff	353	call create_primary_buff
354	mov esi, msgDone	354	mov esi, msgDone
355	invoke SysMsgBoardStr	355	invoke SysMsgBoardStr
356		356
357	if IRQ_REMAP	357	if IRQ_REMAP
358	pushf	358	pushf
359	cli	359	cli
360		360
361	mov ebx, [ctrl.int_line]	361	mov ebx, [ctrl.int_line]
362	in al, 0xA1	362	in al, 0xA1
363	mov ah, al	363	mov ah, al
364	in al, 0x21	364	in al, 0x21
365	test ebx, ebx	365	test ebx, ebx
366	jz .skip	366	jz .skip
367	bts ax, bx ;mask old line	367	bts ax, bx ;mask old line
368	.skip:	368	.skip:
369	bts ax, IRQ_LINE ;mask new ine	369	bts ax, IRQ_LINE ;mask new ine
370	out 0x21, al	370	out 0x21, al
371	mov al, ah	371	mov al, ah
372	out 0xA1, al	372	out 0xA1, al
373		373
374	invoke PciWrite8, 0, 0xF8, 0x61, IRQ_LINE ;remap IRQ	374	invoke PciWrite8, 0, 0xF8, 0x61, IRQ_LINE ;remap IRQ
375		375
376	mov dx, 0x4d0 ;8259 ELCR1	376	mov dx, 0x4d0 ;8259 ELCR1
377	in al, dx	377	in al, dx
378	bts ax, IRQ_LINE	378	bts ax, IRQ_LINE
379	out dx, al ;set level-triggered mode	379	out dx, al ;set level-triggered mode
380	mov [ctrl.int_line], IRQ_LINE	380	mov [ctrl.int_line], IRQ_LINE
381	popf	381	popf
382	mov esi, msgRemap	382	mov esi, msgRemap
383	invoke SysMsgBoardStr	383	invoke SysMsgBoardStr
384	end if	384	end if
385		385
386	mov eax, VALID_IRQ	386	mov eax, VALID_IRQ
387	mov ebx, [ctrl.int_line]	387	mov ebx, [ctrl.int_line]
388	mov esi, msgInvIRQ	388	mov esi, msgInvIRQ
389	bt eax, ebx	389	bt eax, ebx
390	jnc .fail_msg	390	jnc .fail_msg
391	mov eax, ATTCH_IRQ	391	mov eax, ATTCH_IRQ
392	mov esi, msgAttchIRQ	392	mov esi, msgAttchIRQ
393	bt eax, ebx	393	bt eax, ebx
394	jnc .fail_msg	394	jnc .fail_msg
395		395
396	invoke AttachIntHandler, ebx, ac97_irq_VIA, 0	396	invoke AttachIntHandler, ebx, ac97_irq_VIA, 0
397	.reg:	397	.reg:
398	invoke RegService, sz_sound_srv, service_proc	398	invoke RegService, sz_sound_srv, service_proc
399	ret	399	ret
400	.fail:	400	.fail:
401	if DEBUG	401	if DEBUG
402	mov esi, msgFail	402	mov esi, msgFail
403	invoke SysMsgBoardStr	403	invoke SysMsgBoardStr
404	end if	404	end if
405	xor eax, eax	405	xor eax, eax
406	ret	406	ret
407	.fail_msg:	407	.fail_msg:
408	invoke SysMsgBoardStr	408	invoke SysMsgBoardStr
409	xor eax, eax	409	xor eax, eax
410	ret	410	ret
411	.stop:	411	.stop:
412	call stop	412	call stop
413	xor eax, eax	413	xor eax, eax
414	ret	414	ret
415	endp	415	endp
416		416
417	handle equ IOCTL.handle	417	handle equ IOCTL.handle
418	io_code equ IOCTL.io_code	418	io_code equ IOCTL.io_code
419	input equ IOCTL.input	419	input equ IOCTL.input
420	inp_size equ IOCTL.inp_size	420	inp_size equ IOCTL.inp_size
421	output equ IOCTL.output	421	output equ IOCTL.output
422	out_size equ IOCTL.out_size	422	out_size equ IOCTL.out_size
423		423
424	align 4	424	align 4
425	proc service_proc stdcall, ioctl:dword	425	proc service_proc stdcall, ioctl:dword
426		426
427	mov edi, [ioctl]	427	mov edi, [ioctl]
428	mov eax, [edi+io_code]	428	mov eax, [edi+io_code]
429		429
430	cmp eax, SRV_GETVERSION	430	cmp eax, SRV_GETVERSION
431	jne @F	431	jne @F
432	mov eax, [edi+output]	432	mov eax, [edi+output]
433	cmp [edi+out_size], 4	433	cmp [edi+out_size], 4
434	jne .fail	434	jne .fail
435		435
436	mov [eax], dword API_VERSION	436	mov [eax], dword API_VERSION
437	xor eax, eax	437	xor eax, eax
438	ret	438	ret
439	@@:	439	@@:
440	cmp eax, DEV_PLAY	440	cmp eax, DEV_PLAY
441	jne @F	441	jne @F
442	if DEBUG	442	if DEBUG
443	mov esi, msgPlay	443	mov esi, msgPlay
444	invoke SysMsgBoardStr	444	invoke SysMsgBoardStr
445	end if	445	end if
446	call play	446	call play
447	ret	447	ret
448	@@:	448	@@:
449	cmp eax, DEV_STOP	449	cmp eax, DEV_STOP
450	jne @F	450	jne @F
451	if DEBUG	451	if DEBUG
452	mov esi, msgStop	452	mov esi, msgStop
453	invoke SysMsgBoardStr	453	invoke SysMsgBoardStr
454	end if	454	end if
455	call stop	455	call stop
456	ret	456	ret
457	@@:	457	@@:
458	cmp eax, DEV_CALLBACK	458	cmp eax, DEV_CALLBACK
459	jne @F	459	jne @F
460	mov ebx, [edi+input]	460	mov ebx, [edi+input]
461	stdcall set_callback, [ebx]	461	stdcall set_callback, [ebx]
462	ret	462	ret
463	@@:	463	@@:
464	cmp eax, DEV_SET_MASTERVOL	464	cmp eax, DEV_SET_MASTERVOL
465	jne @F	465	jne @F
466	mov eax, [edi+input]	466	mov eax, [edi+input]
467	mov eax, [eax]	467	mov eax, [eax]
468	call set_master_vol ;eax= vol	468	call set_master_vol ;eax= vol
469	ret	469	ret
470	@@:	470	@@:
471	cmp eax, DEV_GET_MASTERVOL	471	cmp eax, DEV_GET_MASTERVOL
472	jne @F	472	jne @F
473	mov ebx, [edi+output]	473	mov ebx, [edi+output]
474	stdcall get_master_vol, ebx	474	stdcall get_master_vol, ebx
475	ret	475	ret
476	@@:	476	@@:
477	cmp eax, DEV_GET_INFO	477	cmp eax, DEV_GET_INFO
478	jne @F	478	jne @F
479	mov ebx, [edi+output]	479	mov ebx, [edi+output]
480	stdcall get_dev_info, ebx	480	stdcall get_dev_info, ebx
481	ret	481	ret
482	@@:	482	@@:
483	cmp eax, DEV_GET_POS	483	cmp eax, DEV_GET_POS
484	jne @F	484	jne @F
485	push ebx edx	485	push ebx edx
486	mov edx, VIADEV_PLAYBACK + VIA_REG_OFFSET_CURR_COUNT	486	mov edx, VIADEV_PLAYBACK + VIA_REG_OFFSET_CURR_COUNT
487	call [ctrl.ctrl_read32]	487	call [ctrl.ctrl_read32]
488	and eax, 0x00FFFFFF	488	and eax, 0x00FFFFFF
489	mov ebx, 4096	489	mov ebx, 4096
490	sub ebx, eax	490	sub ebx, eax
491	shr ebx, 2	491	shr ebx, 2
492	mov edx, [edi+output]	492	mov edx, [edi+output]
493	mov [edx], ebx	493	mov [edx], ebx
494	pop edx ebx	494	pop edx ebx
495	ret	495	ret
496	@@:	496	@@:
497	.fail:	497	.fail:
498	or eax, -1	498	or eax, -1
499	ret	499	ret
500	endp	500	endp

Subversion Repositories Kolibri OS

(root)/drivers/audio/vt823x.asm – Rev 5077 → 5363