Rev 5068 | Show entire file | Regard whitespace | Details | Blame | Last modification | View Log | RSS feed
Rev 5068 | Rev 6110 | ||
---|---|---|---|
Line 163... | Line 163... | ||
163 | #define PCI_CHIP_CHERRYVIEW_0 0x22b0 |
163 | #define PCI_CHIP_CHERRYVIEW_0 0x22b0 |
164 | #define PCI_CHIP_CHERRYVIEW_1 0x22b1 |
164 | #define PCI_CHIP_CHERRYVIEW_1 0x22b1 |
165 | #define PCI_CHIP_CHERRYVIEW_2 0x22b2 |
165 | #define PCI_CHIP_CHERRYVIEW_2 0x22b2 |
166 | #define PCI_CHIP_CHERRYVIEW_3 0x22b3 |
166 | #define PCI_CHIP_CHERRYVIEW_3 0x22b3 |
Line -... | Line 167... | ||
- | 167 | ||
- | 168 | #define PCI_CHIP_SKYLAKE_DT_GT1 0x1902 |
|
- | 169 | #define PCI_CHIP_SKYLAKE_ULT_GT1 0x1906 |
|
- | 170 | #define PCI_CHIP_SKYLAKE_SRV_GT1 0x190A /* Reserved */ |
|
- | 171 | #define PCI_CHIP_SKYLAKE_ULX_GT1 0x190E /* Reserved */ |
|
- | 172 | #define PCI_CHIP_SKYLAKE_DT_GT2 0x1912 |
|
- | 173 | #define PCI_CHIP_SKYLAKE_FUSED0_GT2 0x1913 /* Reserved */ |
|
- | 174 | #define PCI_CHIP_SKYLAKE_FUSED1_GT2 0x1915 /* Reserved */ |
|
- | 175 | #define PCI_CHIP_SKYLAKE_ULT_GT2 0x1916 |
|
- | 176 | #define PCI_CHIP_SKYLAKE_FUSED2_GT2 0x1917 /* Reserved */ |
|
- | 177 | #define PCI_CHIP_SKYLAKE_SRV_GT2 0x191A /* Reserved */ |
|
- | 178 | #define PCI_CHIP_SKYLAKE_HALO_GT2 0x191B |
|
- | 179 | #define PCI_CHIP_SKYLAKE_WKS_GT2 0x191D |
|
- | 180 | #define PCI_CHIP_SKYLAKE_ULX_GT2 0x191E |
|
- | 181 | #define PCI_CHIP_SKYLAKE_MOBILE_GT2 0x1921 /* Reserved */ |
|
- | 182 | #define PCI_CHIP_SKYLAKE_GT3 0x1926 |
|
- | 183 | #define PCI_CHIP_SKYLAKE_HALO_GT3 0x192B /* Reserved */ |
|
- | 184 | #define PCI_CHIP_SKYLAKE_SRV_GT4 0x192A |
|
- | 185 | #define PCI_CHIP_SKYLAKE_DT_GT4 0x1932 |
|
- | 186 | #define PCI_CHIP_SKYLAKE_SRV_GT4X 0x193A |
|
- | 187 | #define PCI_CHIP_SKYLAKE_H_GT4 0x193B |
|
- | 188 | #define PCI_CHIP_SKYLAKE_WKS_GT4 0x193D |
|
- | 189 | ||
- | 190 | #define PCI_CHIP_BROXTON_0 0x0A84 |
|
- | 191 | #define PCI_CHIP_BROXTON_1 0x1A84 |
|
- | 192 | #define PCI_CHIP_BROXTON_2 0x5A84 |
|
167 | 193 | ||
168 | #define IS_MOBILE(devid) ((devid) == PCI_CHIP_I855_GM || \ |
194 | #define IS_MOBILE(devid) ((devid) == PCI_CHIP_I855_GM || \ |
169 | (devid) == PCI_CHIP_I915_GM || \ |
195 | (devid) == PCI_CHIP_I915_GM || \ |
170 | (devid) == PCI_CHIP_I945_GM || \ |
196 | (devid) == PCI_CHIP_I945_GM || \ |
171 | (devid) == PCI_CHIP_I945_GME || \ |
197 | (devid) == PCI_CHIP_I945_GME || \ |
Line 322... | Line 348... | ||
322 | (devid) == PCI_CHIP_CHERRYVIEW_3) |
348 | (devid) == PCI_CHIP_CHERRYVIEW_3) |
Line 323... | Line 349... | ||
323 | 349 | ||
324 | #define IS_GEN8(devid) (IS_BROADWELL(devid) || \ |
350 | #define IS_GEN8(devid) (IS_BROADWELL(devid) || \ |
Line -... | Line 351... | ||
- | 351 | IS_CHERRYVIEW(devid)) |
|
- | 352 | ||
- | 353 | #define IS_SKL_GT1(devid) ((devid) == PCI_CHIP_SKYLAKE_ULT_GT1 || \ |
|
- | 354 | (devid) == PCI_CHIP_SKYLAKE_ULX_GT1 || \ |
|
- | 355 | (devid) == PCI_CHIP_SKYLAKE_DT_GT1 || \ |
|
- | 356 | (devid) == PCI_CHIP_SKYLAKE_SRV_GT1) |
|
- | 357 | ||
- | 358 | #define IS_SKL_GT2(devid) ((devid) == PCI_CHIP_SKYLAKE_DT_GT2 || \ |
|
- | 359 | (devid) == PCI_CHIP_SKYLAKE_FUSED0_GT2 || \ |
|
- | 360 | (devid) == PCI_CHIP_SKYLAKE_FUSED1_GT2 || \ |
|
- | 361 | (devid) == PCI_CHIP_SKYLAKE_ULT_GT2 || \ |
|
- | 362 | (devid) == PCI_CHIP_SKYLAKE_FUSED2_GT2 || \ |
|
- | 363 | (devid) == PCI_CHIP_SKYLAKE_SRV_GT2 || \ |
|
- | 364 | (devid) == PCI_CHIP_SKYLAKE_HALO_GT2 || \ |
|
- | 365 | (devid) == PCI_CHIP_SKYLAKE_WKS_GT2 || \ |
|
- | 366 | (devid) == PCI_CHIP_SKYLAKE_ULX_GT2 || \ |
|
- | 367 | (devid) == PCI_CHIP_SKYLAKE_MOBILE_GT2) |
|
- | 368 | ||
- | 369 | #define IS_SKL_GT3(devid) ((devid) == PCI_CHIP_SKYLAKE_GT3 || \ |
|
- | 370 | (devid) == PCI_CHIP_SKYLAKE_HALO_GT3) |
|
- | 371 | ||
- | 372 | #define IS_SKL_GT4(devid) ((devid) == PCI_CHIP_SKYLAKE_SRV_GT4 || \ |
|
- | 373 | (devid) == PCI_CHIP_SKYLAKE_DT_GT4 || \ |
|
- | 374 | (devid) == PCI_CHIP_SKYLAKE_SRV_GT4X || \ |
|
- | 375 | (devid) == PCI_CHIP_SKYLAKE_H_GT4 || \ |
|
- | 376 | (devid) == PCI_CHIP_SKYLAKE_WKS_GT4) |
|
- | 377 | ||
- | 378 | #define IS_SKYLAKE(devid) (IS_SKL_GT1(devid) || \ |
|
- | 379 | IS_SKL_GT2(devid) || \ |
|
- | 380 | IS_SKL_GT3(devid) || \ |
|
- | 381 | IS_SKL_GT4(devid)) |
|
- | 382 | ||
- | 383 | #define IS_BROXTON(devid) ((devid) == PCI_CHIP_BROXTON_0 || \ |
|
- | 384 | (devid) == PCI_CHIP_BROXTON_1 || \ |
|
- | 385 | (devid) == PCI_CHIP_BROXTON_2) |
|
- | 386 | ||
- | 387 | #define IS_GEN9(devid) (IS_SKYLAKE(devid) || \ |
|
325 | IS_CHERRYVIEW(devid)) |
388 | IS_BROXTON(devid)) |
326 | 389 | ||
327 | #define IS_9XX(dev) (IS_GEN3(dev) || \ |
390 | #define IS_9XX(dev) (IS_GEN3(dev) || \ |
328 | IS_GEN4(dev) || \ |
391 | IS_GEN4(dev) || \ |
329 | IS_GEN5(dev) || \ |
392 | IS_GEN5(dev) || \ |
- | 393 | IS_GEN6(dev) || \ |
|
330 | IS_GEN6(dev) || \ |
394 | IS_GEN7(dev) || \ |
Line 331... | Line 395... | ||
331 | IS_GEN7(dev) || \ |
395 | IS_GEN8(dev) || \ |