Rev 5078 | Go to most recent revision | Only display areas with differences | Regard whitespace | Details | Blame | Last modification | View Log | RSS feed
Rev 5078 | Rev 5271 | ||
---|---|---|---|
1 | /* |
1 | /* |
2 | * Copyright 2008 Advanced Micro Devices, Inc. |
2 | * Copyright 2008 Advanced Micro Devices, Inc. |
3 | * Copyright 2008 Red Hat Inc. |
3 | * Copyright 2008 Red Hat Inc. |
4 | * Copyright 2009 Jerome Glisse. |
4 | * Copyright 2009 Jerome Glisse. |
5 | * |
5 | * |
6 | * Permission is hereby granted, free of charge, to any person obtaining a |
6 | * Permission is hereby granted, free of charge, to any person obtaining a |
7 | * copy of this software and associated documentation files (the "Software"), |
7 | * copy of this software and associated documentation files (the "Software"), |
8 | * to deal in the Software without restriction, including without limitation |
8 | * to deal in the Software without restriction, including without limitation |
9 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, |
9 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, |
10 | * and/or sell copies of the Software, and to permit persons to whom the |
10 | * and/or sell copies of the Software, and to permit persons to whom the |
11 | * Software is furnished to do so, subject to the following conditions: |
11 | * Software is furnished to do so, subject to the following conditions: |
12 | * |
12 | * |
13 | * The above copyright notice and this permission notice shall be included in |
13 | * The above copyright notice and this permission notice shall be included in |
14 | * all copies or substantial portions of the Software. |
14 | * all copies or substantial portions of the Software. |
15 | * |
15 | * |
16 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR |
16 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR |
17 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, |
17 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, |
18 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL |
18 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL |
19 | * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR |
19 | * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR |
20 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, |
20 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, |
21 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR |
21 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR |
22 | * OTHER DEALINGS IN THE SOFTWARE. |
22 | * OTHER DEALINGS IN THE SOFTWARE. |
23 | * |
23 | * |
24 | * Authors: Dave Airlie |
24 | * Authors: Dave Airlie |
25 | * Alex Deucher |
25 | * Alex Deucher |
26 | * Jerome Glisse |
26 | * Jerome Glisse |
27 | */ |
27 | */ |
28 | /* RS600 / Radeon X1250/X1270 integrated GPU |
28 | /* RS600 / Radeon X1250/X1270 integrated GPU |
29 | * |
29 | * |
30 | * This file gather function specific to RS600 which is the IGP of |
30 | * This file gather function specific to RS600 which is the IGP of |
31 | * the X1250/X1270 family supporting intel CPU (while RS690/RS740 |
31 | * the X1250/X1270 family supporting intel CPU (while RS690/RS740 |
32 | * is the X1250/X1270 supporting AMD CPU). The display engine are |
32 | * is the X1250/X1270 supporting AMD CPU). The display engine are |
33 | * the avivo one, bios is an atombios, 3D block are the one of the |
33 | * the avivo one, bios is an atombios, 3D block are the one of the |
34 | * R4XX family. The GART is different from the RS400 one and is very |
34 | * R4XX family. The GART is different from the RS400 one and is very |
35 | * close to the one of the R600 family (R600 likely being an evolution |
35 | * close to the one of the R600 family (R600 likely being an evolution |
36 | * of the RS600 GART block). |
36 | * of the RS600 GART block). |
37 | */ |
37 | */ |
38 | #include |
38 | #include |
39 | #include "radeon.h" |
39 | #include "radeon.h" |
40 | #include "radeon_asic.h" |
40 | #include "radeon_asic.h" |
41 | #include "atom.h" |
41 | #include "atom.h" |
42 | #include "rs600d.h" |
42 | #include "rs600d.h" |
43 | 43 | ||
44 | #include "rs600_reg_safe.h" |
44 | #include "rs600_reg_safe.h" |
45 | 45 | ||
46 | static void rs600_gpu_init(struct radeon_device *rdev); |
46 | static void rs600_gpu_init(struct radeon_device *rdev); |
47 | int rs600_mc_wait_for_idle(struct radeon_device *rdev); |
47 | int rs600_mc_wait_for_idle(struct radeon_device *rdev); |
48 | 48 | ||
49 | static const u32 crtc_offsets[2] = |
49 | static const u32 crtc_offsets[2] = |
50 | { |
50 | { |
51 | 0, |
51 | 0, |
52 | AVIVO_D2CRTC_H_TOTAL - AVIVO_D1CRTC_H_TOTAL |
52 | AVIVO_D2CRTC_H_TOTAL - AVIVO_D1CRTC_H_TOTAL |
53 | }; |
53 | }; |
54 | 54 | ||
55 | static bool avivo_is_in_vblank(struct radeon_device *rdev, int crtc) |
55 | static bool avivo_is_in_vblank(struct radeon_device *rdev, int crtc) |
56 | { |
56 | { |
57 | if (RREG32(AVIVO_D1CRTC_STATUS + crtc_offsets[crtc]) & AVIVO_D1CRTC_V_BLANK) |
57 | if (RREG32(AVIVO_D1CRTC_STATUS + crtc_offsets[crtc]) & AVIVO_D1CRTC_V_BLANK) |
58 | return true; |
58 | return true; |
59 | else |
59 | else |
60 | return false; |
60 | return false; |
61 | } |
61 | } |
62 | 62 | ||
63 | static bool avivo_is_counter_moving(struct radeon_device *rdev, int crtc) |
63 | static bool avivo_is_counter_moving(struct radeon_device *rdev, int crtc) |
64 | { |
64 | { |
65 | u32 pos1, pos2; |
65 | u32 pos1, pos2; |
66 | 66 | ||
67 | pos1 = RREG32(AVIVO_D1CRTC_STATUS_POSITION + crtc_offsets[crtc]); |
67 | pos1 = RREG32(AVIVO_D1CRTC_STATUS_POSITION + crtc_offsets[crtc]); |
68 | pos2 = RREG32(AVIVO_D1CRTC_STATUS_POSITION + crtc_offsets[crtc]); |
68 | pos2 = RREG32(AVIVO_D1CRTC_STATUS_POSITION + crtc_offsets[crtc]); |
69 | 69 | ||
70 | if (pos1 != pos2) |
70 | if (pos1 != pos2) |
71 | return true; |
71 | return true; |
72 | else |
72 | else |
73 | return false; |
73 | return false; |
74 | } |
74 | } |
75 | 75 | ||
76 | /** |
76 | /** |
77 | * avivo_wait_for_vblank - vblank wait asic callback. |
77 | * avivo_wait_for_vblank - vblank wait asic callback. |
78 | * |
78 | * |
79 | * @rdev: radeon_device pointer |
79 | * @rdev: radeon_device pointer |
80 | * @crtc: crtc to wait for vblank on |
80 | * @crtc: crtc to wait for vblank on |
81 | * |
81 | * |
82 | * Wait for vblank on the requested crtc (r5xx-r7xx). |
82 | * Wait for vblank on the requested crtc (r5xx-r7xx). |
83 | */ |
83 | */ |
84 | void avivo_wait_for_vblank(struct radeon_device *rdev, int crtc) |
84 | void avivo_wait_for_vblank(struct radeon_device *rdev, int crtc) |
85 | { |
85 | { |
86 | unsigned i = 0; |
86 | unsigned i = 0; |
87 | 87 | ||
88 | if (crtc >= rdev->num_crtc) |
88 | if (crtc >= rdev->num_crtc) |
89 | return; |
89 | return; |
90 | 90 | ||
91 | if (!(RREG32(AVIVO_D1CRTC_CONTROL + crtc_offsets[crtc]) & AVIVO_CRTC_EN)) |
91 | if (!(RREG32(AVIVO_D1CRTC_CONTROL + crtc_offsets[crtc]) & AVIVO_CRTC_EN)) |
92 | return; |
92 | return; |
93 | 93 | ||
94 | /* depending on when we hit vblank, we may be close to active; if so, |
94 | /* depending on when we hit vblank, we may be close to active; if so, |
95 | * wait for another frame. |
95 | * wait for another frame. |
96 | */ |
96 | */ |
97 | while (avivo_is_in_vblank(rdev, crtc)) { |
97 | while (avivo_is_in_vblank(rdev, crtc)) { |
98 | if (i++ % 100 == 0) { |
98 | if (i++ % 100 == 0) { |
99 | if (!avivo_is_counter_moving(rdev, crtc)) |
99 | if (!avivo_is_counter_moving(rdev, crtc)) |
100 | break; |
100 | break; |
101 | } |
101 | } |
102 | } |
102 | } |
103 | 103 | ||
104 | while (!avivo_is_in_vblank(rdev, crtc)) { |
104 | while (!avivo_is_in_vblank(rdev, crtc)) { |
105 | if (i++ % 100 == 0) { |
105 | if (i++ % 100 == 0) { |
106 | if (!avivo_is_counter_moving(rdev, crtc)) |
106 | if (!avivo_is_counter_moving(rdev, crtc)) |
107 | break; |
107 | break; |
108 | } |
108 | } |
109 | } |
109 | } |
110 | } |
110 | } |
111 | void avivo_program_fmt(struct drm_encoder *encoder) |
111 | void avivo_program_fmt(struct drm_encoder *encoder) |
112 | { |
112 | { |
113 | struct drm_device *dev = encoder->dev; |
113 | struct drm_device *dev = encoder->dev; |
114 | struct radeon_device *rdev = dev->dev_private; |
114 | struct radeon_device *rdev = dev->dev_private; |
115 | struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder); |
115 | struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder); |
116 | struct drm_connector *connector = radeon_get_connector_for_encoder(encoder); |
116 | struct drm_connector *connector = radeon_get_connector_for_encoder(encoder); |
117 | int bpc = 0; |
117 | int bpc = 0; |
118 | u32 tmp = 0; |
118 | u32 tmp = 0; |
119 | enum radeon_connector_dither dither = RADEON_FMT_DITHER_DISABLE; |
119 | enum radeon_connector_dither dither = RADEON_FMT_DITHER_DISABLE; |
120 | 120 | ||
121 | if (connector) { |
121 | if (connector) { |
122 | struct radeon_connector *radeon_connector = to_radeon_connector(connector); |
122 | struct radeon_connector *radeon_connector = to_radeon_connector(connector); |
123 | bpc = radeon_get_monitor_bpc(connector); |
123 | bpc = radeon_get_monitor_bpc(connector); |
124 | dither = radeon_connector->dither; |
124 | dither = radeon_connector->dither; |
125 | } |
125 | } |
126 | 126 | ||
127 | /* LVDS FMT is set up by atom */ |
127 | /* LVDS FMT is set up by atom */ |
128 | if (radeon_encoder->devices & ATOM_DEVICE_LCD_SUPPORT) |
128 | if (radeon_encoder->devices & ATOM_DEVICE_LCD_SUPPORT) |
129 | return; |
129 | return; |
130 | 130 | ||
131 | if (bpc == 0) |
131 | if (bpc == 0) |
132 | return; |
132 | return; |
133 | 133 | ||
134 | switch (bpc) { |
134 | switch (bpc) { |
135 | case 6: |
135 | case 6: |
136 | if (dither == RADEON_FMT_DITHER_ENABLE) |
136 | if (dither == RADEON_FMT_DITHER_ENABLE) |
137 | /* XXX sort out optimal dither settings */ |
137 | /* XXX sort out optimal dither settings */ |
138 | tmp |= AVIVO_TMDS_BIT_DEPTH_CONTROL_SPATIAL_DITHER_EN; |
138 | tmp |= AVIVO_TMDS_BIT_DEPTH_CONTROL_SPATIAL_DITHER_EN; |
139 | else |
139 | else |
140 | tmp |= AVIVO_TMDS_BIT_DEPTH_CONTROL_TRUNCATE_EN; |
140 | tmp |= AVIVO_TMDS_BIT_DEPTH_CONTROL_TRUNCATE_EN; |
141 | break; |
141 | break; |
142 | case 8: |
142 | case 8: |
143 | if (dither == RADEON_FMT_DITHER_ENABLE) |
143 | if (dither == RADEON_FMT_DITHER_ENABLE) |
144 | /* XXX sort out optimal dither settings */ |
144 | /* XXX sort out optimal dither settings */ |
145 | tmp |= (AVIVO_TMDS_BIT_DEPTH_CONTROL_SPATIAL_DITHER_EN | |
145 | tmp |= (AVIVO_TMDS_BIT_DEPTH_CONTROL_SPATIAL_DITHER_EN | |
146 | AVIVO_TMDS_BIT_DEPTH_CONTROL_SPATIAL_DITHER_DEPTH); |
146 | AVIVO_TMDS_BIT_DEPTH_CONTROL_SPATIAL_DITHER_DEPTH); |
147 | else |
147 | else |
148 | tmp |= (AVIVO_TMDS_BIT_DEPTH_CONTROL_TRUNCATE_EN | |
148 | tmp |= (AVIVO_TMDS_BIT_DEPTH_CONTROL_TRUNCATE_EN | |
149 | AVIVO_TMDS_BIT_DEPTH_CONTROL_TRUNCATE_DEPTH); |
149 | AVIVO_TMDS_BIT_DEPTH_CONTROL_TRUNCATE_DEPTH); |
150 | break; |
150 | break; |
151 | case 10: |
151 | case 10: |
152 | default: |
152 | default: |
153 | /* not needed */ |
153 | /* not needed */ |
154 | break; |
154 | break; |
155 | } |
155 | } |
156 | 156 | ||
157 | switch (radeon_encoder->encoder_id) { |
157 | switch (radeon_encoder->encoder_id) { |
158 | case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_TMDS1: |
158 | case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_TMDS1: |
159 | WREG32(AVIVO_TMDSA_BIT_DEPTH_CONTROL, tmp); |
159 | WREG32(AVIVO_TMDSA_BIT_DEPTH_CONTROL, tmp); |
160 | break; |
160 | break; |
161 | case ENCODER_OBJECT_ID_INTERNAL_LVTM1: |
161 | case ENCODER_OBJECT_ID_INTERNAL_LVTM1: |
162 | WREG32(AVIVO_LVTMA_BIT_DEPTH_CONTROL, tmp); |
162 | WREG32(AVIVO_LVTMA_BIT_DEPTH_CONTROL, tmp); |
163 | break; |
163 | break; |
164 | case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DVO1: |
164 | case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DVO1: |
165 | WREG32(AVIVO_DVOA_BIT_DEPTH_CONTROL, tmp); |
165 | WREG32(AVIVO_DVOA_BIT_DEPTH_CONTROL, tmp); |
166 | break; |
166 | break; |
167 | case ENCODER_OBJECT_ID_INTERNAL_DDI: |
167 | case ENCODER_OBJECT_ID_INTERNAL_DDI: |
168 | WREG32(AVIVO_DDIA_BIT_DEPTH_CONTROL, tmp); |
168 | WREG32(AVIVO_DDIA_BIT_DEPTH_CONTROL, tmp); |
169 | break; |
169 | break; |
170 | default: |
170 | default: |
171 | break; |
171 | break; |
172 | } |
172 | } |
173 | } |
173 | } |
174 | 174 | ||
175 | void rs600_pm_misc(struct radeon_device *rdev) |
175 | void rs600_pm_misc(struct radeon_device *rdev) |
176 | { |
176 | { |
177 | int requested_index = rdev->pm.requested_power_state_index; |
177 | int requested_index = rdev->pm.requested_power_state_index; |
178 | struct radeon_power_state *ps = &rdev->pm.power_state[requested_index]; |
178 | struct radeon_power_state *ps = &rdev->pm.power_state[requested_index]; |
179 | struct radeon_voltage *voltage = &ps->clock_info[0].voltage; |
179 | struct radeon_voltage *voltage = &ps->clock_info[0].voltage; |
180 | u32 tmp, dyn_pwrmgt_sclk_length, dyn_sclk_vol_cntl; |
180 | u32 tmp, dyn_pwrmgt_sclk_length, dyn_sclk_vol_cntl; |
181 | u32 hdp_dyn_cntl, /*mc_host_dyn_cntl,*/ dyn_backbias_cntl; |
181 | u32 hdp_dyn_cntl, /*mc_host_dyn_cntl,*/ dyn_backbias_cntl; |
182 | 182 | ||
183 | if ((voltage->type == VOLTAGE_GPIO) && (voltage->gpio.valid)) { |
183 | if ((voltage->type == VOLTAGE_GPIO) && (voltage->gpio.valid)) { |
184 | if (ps->misc & ATOM_PM_MISCINFO_VOLTAGE_DROP_SUPPORT) { |
184 | if (ps->misc & ATOM_PM_MISCINFO_VOLTAGE_DROP_SUPPORT) { |
185 | tmp = RREG32(voltage->gpio.reg); |
185 | tmp = RREG32(voltage->gpio.reg); |
186 | if (voltage->active_high) |
186 | if (voltage->active_high) |
187 | tmp |= voltage->gpio.mask; |
187 | tmp |= voltage->gpio.mask; |
188 | else |
188 | else |
189 | tmp &= ~(voltage->gpio.mask); |
189 | tmp &= ~(voltage->gpio.mask); |
190 | WREG32(voltage->gpio.reg, tmp); |
190 | WREG32(voltage->gpio.reg, tmp); |
191 | if (voltage->delay) |
191 | if (voltage->delay) |
192 | udelay(voltage->delay); |
192 | udelay(voltage->delay); |
193 | } else { |
193 | } else { |
194 | tmp = RREG32(voltage->gpio.reg); |
194 | tmp = RREG32(voltage->gpio.reg); |
195 | if (voltage->active_high) |
195 | if (voltage->active_high) |
196 | tmp &= ~voltage->gpio.mask; |
196 | tmp &= ~voltage->gpio.mask; |
197 | else |
197 | else |
198 | tmp |= voltage->gpio.mask; |
198 | tmp |= voltage->gpio.mask; |
199 | WREG32(voltage->gpio.reg, tmp); |
199 | WREG32(voltage->gpio.reg, tmp); |
200 | if (voltage->delay) |
200 | if (voltage->delay) |
201 | udelay(voltage->delay); |
201 | udelay(voltage->delay); |
202 | } |
202 | } |
203 | } else if (voltage->type == VOLTAGE_VDDC) |
203 | } else if (voltage->type == VOLTAGE_VDDC) |
204 | radeon_atom_set_voltage(rdev, voltage->vddc_id, SET_VOLTAGE_TYPE_ASIC_VDDC); |
204 | radeon_atom_set_voltage(rdev, voltage->vddc_id, SET_VOLTAGE_TYPE_ASIC_VDDC); |
205 | 205 | ||
206 | dyn_pwrmgt_sclk_length = RREG32_PLL(DYN_PWRMGT_SCLK_LENGTH); |
206 | dyn_pwrmgt_sclk_length = RREG32_PLL(DYN_PWRMGT_SCLK_LENGTH); |
207 | dyn_pwrmgt_sclk_length &= ~REDUCED_POWER_SCLK_HILEN(0xf); |
207 | dyn_pwrmgt_sclk_length &= ~REDUCED_POWER_SCLK_HILEN(0xf); |
208 | dyn_pwrmgt_sclk_length &= ~REDUCED_POWER_SCLK_LOLEN(0xf); |
208 | dyn_pwrmgt_sclk_length &= ~REDUCED_POWER_SCLK_LOLEN(0xf); |
209 | if (ps->misc & ATOM_PM_MISCINFO_ASIC_REDUCED_SPEED_SCLK_EN) { |
209 | if (ps->misc & ATOM_PM_MISCINFO_ASIC_REDUCED_SPEED_SCLK_EN) { |
210 | if (ps->misc & ATOM_PM_MISCINFO_DYNAMIC_CLOCK_DIVIDER_BY_2) { |
210 | if (ps->misc & ATOM_PM_MISCINFO_DYNAMIC_CLOCK_DIVIDER_BY_2) { |
211 | dyn_pwrmgt_sclk_length |= REDUCED_POWER_SCLK_HILEN(2); |
211 | dyn_pwrmgt_sclk_length |= REDUCED_POWER_SCLK_HILEN(2); |
212 | dyn_pwrmgt_sclk_length |= REDUCED_POWER_SCLK_LOLEN(2); |
212 | dyn_pwrmgt_sclk_length |= REDUCED_POWER_SCLK_LOLEN(2); |
213 | } else if (ps->misc & ATOM_PM_MISCINFO_DYNAMIC_CLOCK_DIVIDER_BY_4) { |
213 | } else if (ps->misc & ATOM_PM_MISCINFO_DYNAMIC_CLOCK_DIVIDER_BY_4) { |
214 | dyn_pwrmgt_sclk_length |= REDUCED_POWER_SCLK_HILEN(4); |
214 | dyn_pwrmgt_sclk_length |= REDUCED_POWER_SCLK_HILEN(4); |
215 | dyn_pwrmgt_sclk_length |= REDUCED_POWER_SCLK_LOLEN(4); |
215 | dyn_pwrmgt_sclk_length |= REDUCED_POWER_SCLK_LOLEN(4); |
216 | } |
216 | } |
217 | } else { |
217 | } else { |
218 | dyn_pwrmgt_sclk_length |= REDUCED_POWER_SCLK_HILEN(1); |
218 | dyn_pwrmgt_sclk_length |= REDUCED_POWER_SCLK_HILEN(1); |
219 | dyn_pwrmgt_sclk_length |= REDUCED_POWER_SCLK_LOLEN(1); |
219 | dyn_pwrmgt_sclk_length |= REDUCED_POWER_SCLK_LOLEN(1); |
220 | } |
220 | } |
221 | WREG32_PLL(DYN_PWRMGT_SCLK_LENGTH, dyn_pwrmgt_sclk_length); |
221 | WREG32_PLL(DYN_PWRMGT_SCLK_LENGTH, dyn_pwrmgt_sclk_length); |
222 | 222 | ||
223 | dyn_sclk_vol_cntl = RREG32_PLL(DYN_SCLK_VOL_CNTL); |
223 | dyn_sclk_vol_cntl = RREG32_PLL(DYN_SCLK_VOL_CNTL); |
224 | if (ps->misc & ATOM_PM_MISCINFO_ASIC_DYNAMIC_VOLTAGE_EN) { |
224 | if (ps->misc & ATOM_PM_MISCINFO_ASIC_DYNAMIC_VOLTAGE_EN) { |
225 | dyn_sclk_vol_cntl |= IO_CG_VOLTAGE_DROP; |
225 | dyn_sclk_vol_cntl |= IO_CG_VOLTAGE_DROP; |
226 | if (voltage->delay) { |
226 | if (voltage->delay) { |
227 | dyn_sclk_vol_cntl |= VOLTAGE_DROP_SYNC; |
227 | dyn_sclk_vol_cntl |= VOLTAGE_DROP_SYNC; |
228 | dyn_sclk_vol_cntl |= VOLTAGE_DELAY_SEL(voltage->delay); |
228 | dyn_sclk_vol_cntl |= VOLTAGE_DELAY_SEL(voltage->delay); |
229 | } else |
229 | } else |
230 | dyn_sclk_vol_cntl &= ~VOLTAGE_DROP_SYNC; |
230 | dyn_sclk_vol_cntl &= ~VOLTAGE_DROP_SYNC; |
231 | } else |
231 | } else |
232 | dyn_sclk_vol_cntl &= ~IO_CG_VOLTAGE_DROP; |
232 | dyn_sclk_vol_cntl &= ~IO_CG_VOLTAGE_DROP; |
233 | WREG32_PLL(DYN_SCLK_VOL_CNTL, dyn_sclk_vol_cntl); |
233 | WREG32_PLL(DYN_SCLK_VOL_CNTL, dyn_sclk_vol_cntl); |
234 | 234 | ||
235 | hdp_dyn_cntl = RREG32_PLL(HDP_DYN_CNTL); |
235 | hdp_dyn_cntl = RREG32_PLL(HDP_DYN_CNTL); |
236 | if (ps->misc & ATOM_PM_MISCINFO_DYNAMIC_HDP_BLOCK_EN) |
236 | if (ps->misc & ATOM_PM_MISCINFO_DYNAMIC_HDP_BLOCK_EN) |
237 | hdp_dyn_cntl &= ~HDP_FORCEON; |
237 | hdp_dyn_cntl &= ~HDP_FORCEON; |
238 | else |
238 | else |
239 | hdp_dyn_cntl |= HDP_FORCEON; |
239 | hdp_dyn_cntl |= HDP_FORCEON; |
240 | WREG32_PLL(HDP_DYN_CNTL, hdp_dyn_cntl); |
240 | WREG32_PLL(HDP_DYN_CNTL, hdp_dyn_cntl); |
241 | #if 0 |
241 | #if 0 |
242 | /* mc_host_dyn seems to cause hangs from time to time */ |
242 | /* mc_host_dyn seems to cause hangs from time to time */ |
243 | mc_host_dyn_cntl = RREG32_PLL(MC_HOST_DYN_CNTL); |
243 | mc_host_dyn_cntl = RREG32_PLL(MC_HOST_DYN_CNTL); |
244 | if (ps->misc & ATOM_PM_MISCINFO_DYNAMIC_MC_HOST_BLOCK_EN) |
244 | if (ps->misc & ATOM_PM_MISCINFO_DYNAMIC_MC_HOST_BLOCK_EN) |
245 | mc_host_dyn_cntl &= ~MC_HOST_FORCEON; |
245 | mc_host_dyn_cntl &= ~MC_HOST_FORCEON; |
246 | else |
246 | else |
247 | mc_host_dyn_cntl |= MC_HOST_FORCEON; |
247 | mc_host_dyn_cntl |= MC_HOST_FORCEON; |
248 | WREG32_PLL(MC_HOST_DYN_CNTL, mc_host_dyn_cntl); |
248 | WREG32_PLL(MC_HOST_DYN_CNTL, mc_host_dyn_cntl); |
249 | #endif |
249 | #endif |
250 | dyn_backbias_cntl = RREG32_PLL(DYN_BACKBIAS_CNTL); |
250 | dyn_backbias_cntl = RREG32_PLL(DYN_BACKBIAS_CNTL); |
251 | if (ps->misc & ATOM_PM_MISCINFO2_DYNAMIC_BACK_BIAS_EN) |
251 | if (ps->misc & ATOM_PM_MISCINFO2_DYNAMIC_BACK_BIAS_EN) |
252 | dyn_backbias_cntl |= IO_CG_BACKBIAS_EN; |
252 | dyn_backbias_cntl |= IO_CG_BACKBIAS_EN; |
253 | else |
253 | else |
254 | dyn_backbias_cntl &= ~IO_CG_BACKBIAS_EN; |
254 | dyn_backbias_cntl &= ~IO_CG_BACKBIAS_EN; |
255 | WREG32_PLL(DYN_BACKBIAS_CNTL, dyn_backbias_cntl); |
255 | WREG32_PLL(DYN_BACKBIAS_CNTL, dyn_backbias_cntl); |
256 | 256 | ||
257 | /* set pcie lanes */ |
257 | /* set pcie lanes */ |
258 | if ((rdev->flags & RADEON_IS_PCIE) && |
258 | if ((rdev->flags & RADEON_IS_PCIE) && |
259 | !(rdev->flags & RADEON_IS_IGP) && |
259 | !(rdev->flags & RADEON_IS_IGP) && |
260 | rdev->asic->pm.set_pcie_lanes && |
260 | rdev->asic->pm.set_pcie_lanes && |
261 | (ps->pcie_lanes != |
261 | (ps->pcie_lanes != |
262 | rdev->pm.power_state[rdev->pm.current_power_state_index].pcie_lanes)) { |
262 | rdev->pm.power_state[rdev->pm.current_power_state_index].pcie_lanes)) { |
263 | radeon_set_pcie_lanes(rdev, |
263 | radeon_set_pcie_lanes(rdev, |
264 | ps->pcie_lanes); |
264 | ps->pcie_lanes); |
265 | DRM_DEBUG("Setting: p: %d\n", ps->pcie_lanes); |
265 | DRM_DEBUG("Setting: p: %d\n", ps->pcie_lanes); |
266 | } |
266 | } |
267 | } |
267 | } |
268 | 268 | ||
269 | void rs600_pm_prepare(struct radeon_device *rdev) |
269 | void rs600_pm_prepare(struct radeon_device *rdev) |
270 | { |
270 | { |
271 | struct drm_device *ddev = rdev->ddev; |
271 | struct drm_device *ddev = rdev->ddev; |
272 | struct drm_crtc *crtc; |
272 | struct drm_crtc *crtc; |
273 | struct radeon_crtc *radeon_crtc; |
273 | struct radeon_crtc *radeon_crtc; |
274 | u32 tmp; |
274 | u32 tmp; |
275 | 275 | ||
276 | /* disable any active CRTCs */ |
276 | /* disable any active CRTCs */ |
277 | list_for_each_entry(crtc, &ddev->mode_config.crtc_list, head) { |
277 | list_for_each_entry(crtc, &ddev->mode_config.crtc_list, head) { |
278 | radeon_crtc = to_radeon_crtc(crtc); |
278 | radeon_crtc = to_radeon_crtc(crtc); |
279 | if (radeon_crtc->enabled) { |
279 | if (radeon_crtc->enabled) { |
280 | tmp = RREG32(AVIVO_D1CRTC_CONTROL + radeon_crtc->crtc_offset); |
280 | tmp = RREG32(AVIVO_D1CRTC_CONTROL + radeon_crtc->crtc_offset); |
281 | tmp |= AVIVO_CRTC_DISP_READ_REQUEST_DISABLE; |
281 | tmp |= AVIVO_CRTC_DISP_READ_REQUEST_DISABLE; |
282 | WREG32(AVIVO_D1CRTC_CONTROL + radeon_crtc->crtc_offset, tmp); |
282 | WREG32(AVIVO_D1CRTC_CONTROL + radeon_crtc->crtc_offset, tmp); |
283 | } |
283 | } |
284 | } |
284 | } |
285 | } |
285 | } |
286 | 286 | ||
287 | void rs600_pm_finish(struct radeon_device *rdev) |
287 | void rs600_pm_finish(struct radeon_device *rdev) |
288 | { |
288 | { |
289 | struct drm_device *ddev = rdev->ddev; |
289 | struct drm_device *ddev = rdev->ddev; |
290 | struct drm_crtc *crtc; |
290 | struct drm_crtc *crtc; |
291 | struct radeon_crtc *radeon_crtc; |
291 | struct radeon_crtc *radeon_crtc; |
292 | u32 tmp; |
292 | u32 tmp; |
293 | 293 | ||
294 | /* enable any active CRTCs */ |
294 | /* enable any active CRTCs */ |
295 | list_for_each_entry(crtc, &ddev->mode_config.crtc_list, head) { |
295 | list_for_each_entry(crtc, &ddev->mode_config.crtc_list, head) { |
296 | radeon_crtc = to_radeon_crtc(crtc); |
296 | radeon_crtc = to_radeon_crtc(crtc); |
297 | if (radeon_crtc->enabled) { |
297 | if (radeon_crtc->enabled) { |
298 | tmp = RREG32(AVIVO_D1CRTC_CONTROL + radeon_crtc->crtc_offset); |
298 | tmp = RREG32(AVIVO_D1CRTC_CONTROL + radeon_crtc->crtc_offset); |
299 | tmp &= ~AVIVO_CRTC_DISP_READ_REQUEST_DISABLE; |
299 | tmp &= ~AVIVO_CRTC_DISP_READ_REQUEST_DISABLE; |
300 | WREG32(AVIVO_D1CRTC_CONTROL + radeon_crtc->crtc_offset, tmp); |
300 | WREG32(AVIVO_D1CRTC_CONTROL + radeon_crtc->crtc_offset, tmp); |
301 | } |
301 | } |
302 | } |
302 | } |
303 | } |
303 | } |
304 | 304 | ||
305 | /* hpd for digital panel detect/disconnect */ |
305 | /* hpd for digital panel detect/disconnect */ |
306 | bool rs600_hpd_sense(struct radeon_device *rdev, enum radeon_hpd_id hpd) |
306 | bool rs600_hpd_sense(struct radeon_device *rdev, enum radeon_hpd_id hpd) |
307 | { |
307 | { |
308 | u32 tmp; |
308 | u32 tmp; |
309 | bool connected = false; |
309 | bool connected = false; |
310 | 310 | ||
311 | switch (hpd) { |
311 | switch (hpd) { |
312 | case RADEON_HPD_1: |
312 | case RADEON_HPD_1: |
313 | tmp = RREG32(R_007D04_DC_HOT_PLUG_DETECT1_INT_STATUS); |
313 | tmp = RREG32(R_007D04_DC_HOT_PLUG_DETECT1_INT_STATUS); |
314 | if (G_007D04_DC_HOT_PLUG_DETECT1_SENSE(tmp)) |
314 | if (G_007D04_DC_HOT_PLUG_DETECT1_SENSE(tmp)) |
315 | connected = true; |
315 | connected = true; |
316 | break; |
316 | break; |
317 | case RADEON_HPD_2: |
317 | case RADEON_HPD_2: |
318 | tmp = RREG32(R_007D14_DC_HOT_PLUG_DETECT2_INT_STATUS); |
318 | tmp = RREG32(R_007D14_DC_HOT_PLUG_DETECT2_INT_STATUS); |
319 | if (G_007D14_DC_HOT_PLUG_DETECT2_SENSE(tmp)) |
319 | if (G_007D14_DC_HOT_PLUG_DETECT2_SENSE(tmp)) |
320 | connected = true; |
320 | connected = true; |
321 | break; |
321 | break; |
322 | default: |
322 | default: |
323 | break; |
323 | break; |
324 | } |
324 | } |
325 | return connected; |
325 | return connected; |
326 | } |
326 | } |
327 | 327 | ||
328 | void rs600_hpd_set_polarity(struct radeon_device *rdev, |
328 | void rs600_hpd_set_polarity(struct radeon_device *rdev, |
329 | enum radeon_hpd_id hpd) |
329 | enum radeon_hpd_id hpd) |
330 | { |
330 | { |
331 | u32 tmp; |
331 | u32 tmp; |
332 | bool connected = rs600_hpd_sense(rdev, hpd); |
332 | bool connected = rs600_hpd_sense(rdev, hpd); |
333 | 333 | ||
334 | switch (hpd) { |
334 | switch (hpd) { |
335 | case RADEON_HPD_1: |
335 | case RADEON_HPD_1: |
336 | tmp = RREG32(R_007D08_DC_HOT_PLUG_DETECT1_INT_CONTROL); |
336 | tmp = RREG32(R_007D08_DC_HOT_PLUG_DETECT1_INT_CONTROL); |
337 | if (connected) |
337 | if (connected) |
338 | tmp &= ~S_007D08_DC_HOT_PLUG_DETECT1_INT_POLARITY(1); |
338 | tmp &= ~S_007D08_DC_HOT_PLUG_DETECT1_INT_POLARITY(1); |
339 | else |
339 | else |
340 | tmp |= S_007D08_DC_HOT_PLUG_DETECT1_INT_POLARITY(1); |
340 | tmp |= S_007D08_DC_HOT_PLUG_DETECT1_INT_POLARITY(1); |
341 | WREG32(R_007D08_DC_HOT_PLUG_DETECT1_INT_CONTROL, tmp); |
341 | WREG32(R_007D08_DC_HOT_PLUG_DETECT1_INT_CONTROL, tmp); |
342 | break; |
342 | break; |
343 | case RADEON_HPD_2: |
343 | case RADEON_HPD_2: |
344 | tmp = RREG32(R_007D18_DC_HOT_PLUG_DETECT2_INT_CONTROL); |
344 | tmp = RREG32(R_007D18_DC_HOT_PLUG_DETECT2_INT_CONTROL); |
345 | if (connected) |
345 | if (connected) |
346 | tmp &= ~S_007D18_DC_HOT_PLUG_DETECT2_INT_POLARITY(1); |
346 | tmp &= ~S_007D18_DC_HOT_PLUG_DETECT2_INT_POLARITY(1); |
347 | else |
347 | else |
348 | tmp |= S_007D18_DC_HOT_PLUG_DETECT2_INT_POLARITY(1); |
348 | tmp |= S_007D18_DC_HOT_PLUG_DETECT2_INT_POLARITY(1); |
349 | WREG32(R_007D18_DC_HOT_PLUG_DETECT2_INT_CONTROL, tmp); |
349 | WREG32(R_007D18_DC_HOT_PLUG_DETECT2_INT_CONTROL, tmp); |
350 | break; |
350 | break; |
351 | default: |
351 | default: |
352 | break; |
352 | break; |
353 | } |
353 | } |
354 | } |
354 | } |
355 | 355 | ||
356 | void rs600_hpd_init(struct radeon_device *rdev) |
356 | void rs600_hpd_init(struct radeon_device *rdev) |
357 | { |
357 | { |
358 | struct drm_device *dev = rdev->ddev; |
358 | struct drm_device *dev = rdev->ddev; |
359 | struct drm_connector *connector; |
359 | struct drm_connector *connector; |
360 | unsigned enable = 0; |
360 | unsigned enable = 0; |
361 | 361 | ||
362 | list_for_each_entry(connector, &dev->mode_config.connector_list, head) { |
362 | list_for_each_entry(connector, &dev->mode_config.connector_list, head) { |
363 | struct radeon_connector *radeon_connector = to_radeon_connector(connector); |
363 | struct radeon_connector *radeon_connector = to_radeon_connector(connector); |
364 | switch (radeon_connector->hpd.hpd) { |
364 | switch (radeon_connector->hpd.hpd) { |
365 | case RADEON_HPD_1: |
365 | case RADEON_HPD_1: |
366 | WREG32(R_007D00_DC_HOT_PLUG_DETECT1_CONTROL, |
366 | WREG32(R_007D00_DC_HOT_PLUG_DETECT1_CONTROL, |
367 | S_007D00_DC_HOT_PLUG_DETECT1_EN(1)); |
367 | S_007D00_DC_HOT_PLUG_DETECT1_EN(1)); |
368 | break; |
368 | break; |
369 | case RADEON_HPD_2: |
369 | case RADEON_HPD_2: |
370 | WREG32(R_007D10_DC_HOT_PLUG_DETECT2_CONTROL, |
370 | WREG32(R_007D10_DC_HOT_PLUG_DETECT2_CONTROL, |
371 | S_007D10_DC_HOT_PLUG_DETECT2_EN(1)); |
371 | S_007D10_DC_HOT_PLUG_DETECT2_EN(1)); |
372 | break; |
372 | break; |
373 | default: |
373 | default: |
374 | break; |
374 | break; |
375 | } |
375 | } |
376 | enable |= 1 << radeon_connector->hpd.hpd; |
376 | enable |= 1 << radeon_connector->hpd.hpd; |
377 | radeon_hpd_set_polarity(rdev, radeon_connector->hpd.hpd); |
377 | radeon_hpd_set_polarity(rdev, radeon_connector->hpd.hpd); |
378 | } |
378 | } |
379 | // radeon_irq_kms_enable_hpd(rdev, enable); |
379 | // radeon_irq_kms_enable_hpd(rdev, enable); |
380 | } |
380 | } |
381 | 381 | ||
382 | void rs600_hpd_fini(struct radeon_device *rdev) |
382 | void rs600_hpd_fini(struct radeon_device *rdev) |
383 | { |
383 | { |
384 | struct drm_device *dev = rdev->ddev; |
384 | struct drm_device *dev = rdev->ddev; |
385 | struct drm_connector *connector; |
385 | struct drm_connector *connector; |
386 | unsigned disable = 0; |
386 | unsigned disable = 0; |
387 | 387 | ||
388 | list_for_each_entry(connector, &dev->mode_config.connector_list, head) { |
388 | list_for_each_entry(connector, &dev->mode_config.connector_list, head) { |
389 | struct radeon_connector *radeon_connector = to_radeon_connector(connector); |
389 | struct radeon_connector *radeon_connector = to_radeon_connector(connector); |
390 | switch (radeon_connector->hpd.hpd) { |
390 | switch (radeon_connector->hpd.hpd) { |
391 | case RADEON_HPD_1: |
391 | case RADEON_HPD_1: |
392 | WREG32(R_007D00_DC_HOT_PLUG_DETECT1_CONTROL, |
392 | WREG32(R_007D00_DC_HOT_PLUG_DETECT1_CONTROL, |
393 | S_007D00_DC_HOT_PLUG_DETECT1_EN(0)); |
393 | S_007D00_DC_HOT_PLUG_DETECT1_EN(0)); |
394 | break; |
394 | break; |
395 | case RADEON_HPD_2: |
395 | case RADEON_HPD_2: |
396 | WREG32(R_007D10_DC_HOT_PLUG_DETECT2_CONTROL, |
396 | WREG32(R_007D10_DC_HOT_PLUG_DETECT2_CONTROL, |
397 | S_007D10_DC_HOT_PLUG_DETECT2_EN(0)); |
397 | S_007D10_DC_HOT_PLUG_DETECT2_EN(0)); |
398 | break; |
398 | break; |
399 | default: |
399 | default: |
400 | break; |
400 | break; |
401 | } |
401 | } |
402 | disable |= 1 << radeon_connector->hpd.hpd; |
402 | disable |= 1 << radeon_connector->hpd.hpd; |
403 | } |
403 | } |
404 | // radeon_irq_kms_disable_hpd(rdev, disable); |
404 | // radeon_irq_kms_disable_hpd(rdev, disable); |
405 | } |
405 | } |
406 | 406 | ||
407 | int rs600_asic_reset(struct radeon_device *rdev) |
407 | int rs600_asic_reset(struct radeon_device *rdev) |
408 | { |
408 | { |
409 | struct rv515_mc_save save; |
409 | struct rv515_mc_save save; |
410 | u32 status, tmp; |
410 | u32 status, tmp; |
411 | int ret = 0; |
411 | int ret = 0; |
412 | 412 | ||
413 | status = RREG32(R_000E40_RBBM_STATUS); |
413 | status = RREG32(R_000E40_RBBM_STATUS); |
414 | if (!G_000E40_GUI_ACTIVE(status)) { |
414 | if (!G_000E40_GUI_ACTIVE(status)) { |
415 | return 0; |
415 | return 0; |
416 | } |
416 | } |
417 | /* Stops all mc clients */ |
417 | /* Stops all mc clients */ |
418 | rv515_mc_stop(rdev, &save); |
418 | rv515_mc_stop(rdev, &save); |
419 | status = RREG32(R_000E40_RBBM_STATUS); |
419 | status = RREG32(R_000E40_RBBM_STATUS); |
420 | dev_info(rdev->dev, "(%s:%d) RBBM_STATUS=0x%08X\n", __func__, __LINE__, status); |
420 | dev_info(rdev->dev, "(%s:%d) RBBM_STATUS=0x%08X\n", __func__, __LINE__, status); |
421 | /* stop CP */ |
421 | /* stop CP */ |
422 | WREG32(RADEON_CP_CSQ_CNTL, 0); |
422 | WREG32(RADEON_CP_CSQ_CNTL, 0); |
423 | tmp = RREG32(RADEON_CP_RB_CNTL); |
423 | tmp = RREG32(RADEON_CP_RB_CNTL); |
424 | WREG32(RADEON_CP_RB_CNTL, tmp | RADEON_RB_RPTR_WR_ENA); |
424 | WREG32(RADEON_CP_RB_CNTL, tmp | RADEON_RB_RPTR_WR_ENA); |
425 | WREG32(RADEON_CP_RB_RPTR_WR, 0); |
425 | WREG32(RADEON_CP_RB_RPTR_WR, 0); |
426 | WREG32(RADEON_CP_RB_WPTR, 0); |
426 | WREG32(RADEON_CP_RB_WPTR, 0); |
427 | WREG32(RADEON_CP_RB_CNTL, tmp); |
427 | WREG32(RADEON_CP_RB_CNTL, tmp); |
428 | // pci_save_state(rdev->pdev); |
428 | // pci_save_state(rdev->pdev); |
429 | /* disable bus mastering */ |
429 | /* disable bus mastering */ |
430 | // pci_clear_master(rdev->pdev); |
430 | // pci_clear_master(rdev->pdev); |
431 | mdelay(1); |
431 | mdelay(1); |
432 | /* reset GA+VAP */ |
432 | /* reset GA+VAP */ |
433 | WREG32(R_0000F0_RBBM_SOFT_RESET, S_0000F0_SOFT_RESET_VAP(1) | |
433 | WREG32(R_0000F0_RBBM_SOFT_RESET, S_0000F0_SOFT_RESET_VAP(1) | |
434 | S_0000F0_SOFT_RESET_GA(1)); |
434 | S_0000F0_SOFT_RESET_GA(1)); |
435 | RREG32(R_0000F0_RBBM_SOFT_RESET); |
435 | RREG32(R_0000F0_RBBM_SOFT_RESET); |
436 | mdelay(500); |
436 | mdelay(500); |
437 | WREG32(R_0000F0_RBBM_SOFT_RESET, 0); |
437 | WREG32(R_0000F0_RBBM_SOFT_RESET, 0); |
438 | mdelay(1); |
438 | mdelay(1); |
439 | status = RREG32(R_000E40_RBBM_STATUS); |
439 | status = RREG32(R_000E40_RBBM_STATUS); |
440 | dev_info(rdev->dev, "(%s:%d) RBBM_STATUS=0x%08X\n", __func__, __LINE__, status); |
440 | dev_info(rdev->dev, "(%s:%d) RBBM_STATUS=0x%08X\n", __func__, __LINE__, status); |
441 | /* reset CP */ |
441 | /* reset CP */ |
442 | WREG32(R_0000F0_RBBM_SOFT_RESET, S_0000F0_SOFT_RESET_CP(1)); |
442 | WREG32(R_0000F0_RBBM_SOFT_RESET, S_0000F0_SOFT_RESET_CP(1)); |
443 | RREG32(R_0000F0_RBBM_SOFT_RESET); |
443 | RREG32(R_0000F0_RBBM_SOFT_RESET); |
444 | mdelay(500); |
444 | mdelay(500); |
445 | WREG32(R_0000F0_RBBM_SOFT_RESET, 0); |
445 | WREG32(R_0000F0_RBBM_SOFT_RESET, 0); |
446 | mdelay(1); |
446 | mdelay(1); |
447 | status = RREG32(R_000E40_RBBM_STATUS); |
447 | status = RREG32(R_000E40_RBBM_STATUS); |
448 | dev_info(rdev->dev, "(%s:%d) RBBM_STATUS=0x%08X\n", __func__, __LINE__, status); |
448 | dev_info(rdev->dev, "(%s:%d) RBBM_STATUS=0x%08X\n", __func__, __LINE__, status); |
449 | /* reset MC */ |
449 | /* reset MC */ |
450 | WREG32(R_0000F0_RBBM_SOFT_RESET, S_0000F0_SOFT_RESET_MC(1)); |
450 | WREG32(R_0000F0_RBBM_SOFT_RESET, S_0000F0_SOFT_RESET_MC(1)); |
451 | RREG32(R_0000F0_RBBM_SOFT_RESET); |
451 | RREG32(R_0000F0_RBBM_SOFT_RESET); |
452 | mdelay(500); |
452 | mdelay(500); |
453 | WREG32(R_0000F0_RBBM_SOFT_RESET, 0); |
453 | WREG32(R_0000F0_RBBM_SOFT_RESET, 0); |
454 | mdelay(1); |
454 | mdelay(1); |
455 | status = RREG32(R_000E40_RBBM_STATUS); |
455 | status = RREG32(R_000E40_RBBM_STATUS); |
456 | dev_info(rdev->dev, "(%s:%d) RBBM_STATUS=0x%08X\n", __func__, __LINE__, status); |
456 | dev_info(rdev->dev, "(%s:%d) RBBM_STATUS=0x%08X\n", __func__, __LINE__, status); |
457 | /* restore PCI & busmastering */ |
457 | /* restore PCI & busmastering */ |
458 | // pci_restore_state(rdev->pdev); |
458 | // pci_restore_state(rdev->pdev); |
459 | /* Check if GPU is idle */ |
459 | /* Check if GPU is idle */ |
460 | if (G_000E40_GA_BUSY(status) || G_000E40_VAP_BUSY(status)) { |
460 | if (G_000E40_GA_BUSY(status) || G_000E40_VAP_BUSY(status)) { |
461 | dev_err(rdev->dev, "failed to reset GPU\n"); |
461 | dev_err(rdev->dev, "failed to reset GPU\n"); |
462 | ret = -1; |
462 | ret = -1; |
463 | } else |
463 | } else |
464 | dev_info(rdev->dev, "GPU reset succeed\n"); |
464 | dev_info(rdev->dev, "GPU reset succeed\n"); |
465 | rv515_mc_resume(rdev, &save); |
465 | rv515_mc_resume(rdev, &save); |
466 | return ret; |
466 | return ret; |
467 | } |
467 | } |
468 | 468 | ||
469 | /* |
469 | /* |
470 | * GART. |
470 | * GART. |
471 | */ |
471 | */ |
472 | void rs600_gart_tlb_flush(struct radeon_device *rdev) |
472 | void rs600_gart_tlb_flush(struct radeon_device *rdev) |
473 | { |
473 | { |
474 | uint32_t tmp; |
474 | uint32_t tmp; |
475 | 475 | ||
476 | tmp = RREG32_MC(R_000100_MC_PT0_CNTL); |
476 | tmp = RREG32_MC(R_000100_MC_PT0_CNTL); |
477 | tmp &= C_000100_INVALIDATE_ALL_L1_TLBS & C_000100_INVALIDATE_L2_CACHE; |
477 | tmp &= C_000100_INVALIDATE_ALL_L1_TLBS & C_000100_INVALIDATE_L2_CACHE; |
478 | WREG32_MC(R_000100_MC_PT0_CNTL, tmp); |
478 | WREG32_MC(R_000100_MC_PT0_CNTL, tmp); |
479 | 479 | ||
480 | tmp = RREG32_MC(R_000100_MC_PT0_CNTL); |
480 | tmp = RREG32_MC(R_000100_MC_PT0_CNTL); |
481 | tmp |= S_000100_INVALIDATE_ALL_L1_TLBS(1) | S_000100_INVALIDATE_L2_CACHE(1); |
481 | tmp |= S_000100_INVALIDATE_ALL_L1_TLBS(1) | S_000100_INVALIDATE_L2_CACHE(1); |
482 | WREG32_MC(R_000100_MC_PT0_CNTL, tmp); |
482 | WREG32_MC(R_000100_MC_PT0_CNTL, tmp); |
483 | 483 | ||
484 | tmp = RREG32_MC(R_000100_MC_PT0_CNTL); |
484 | tmp = RREG32_MC(R_000100_MC_PT0_CNTL); |
485 | tmp &= C_000100_INVALIDATE_ALL_L1_TLBS & C_000100_INVALIDATE_L2_CACHE; |
485 | tmp &= C_000100_INVALIDATE_ALL_L1_TLBS & C_000100_INVALIDATE_L2_CACHE; |
486 | WREG32_MC(R_000100_MC_PT0_CNTL, tmp); |
486 | WREG32_MC(R_000100_MC_PT0_CNTL, tmp); |
487 | tmp = RREG32_MC(R_000100_MC_PT0_CNTL); |
487 | tmp = RREG32_MC(R_000100_MC_PT0_CNTL); |
488 | } |
488 | } |
489 | 489 | ||
490 | static int rs600_gart_init(struct radeon_device *rdev) |
490 | static int rs600_gart_init(struct radeon_device *rdev) |
491 | { |
491 | { |
492 | int r; |
492 | int r; |
493 | 493 | ||
494 | if (rdev->gart.robj) { |
494 | if (rdev->gart.robj) { |
495 | WARN(1, "RS600 GART already initialized\n"); |
495 | WARN(1, "RS600 GART already initialized\n"); |
496 | return 0; |
496 | return 0; |
497 | } |
497 | } |
498 | /* Initialize common gart structure */ |
498 | /* Initialize common gart structure */ |
499 | r = radeon_gart_init(rdev); |
499 | r = radeon_gart_init(rdev); |
500 | if (r) { |
500 | if (r) { |
501 | return r; |
501 | return r; |
502 | } |
502 | } |
503 | rdev->gart.table_size = rdev->gart.num_gpu_pages * 8; |
503 | rdev->gart.table_size = rdev->gart.num_gpu_pages * 8; |
504 | return radeon_gart_table_vram_alloc(rdev); |
504 | return radeon_gart_table_vram_alloc(rdev); |
505 | } |
505 | } |
506 | 506 | ||
507 | static int rs600_gart_enable(struct radeon_device *rdev) |
507 | static int rs600_gart_enable(struct radeon_device *rdev) |
508 | { |
508 | { |
509 | u32 tmp; |
509 | u32 tmp; |
510 | int r, i; |
510 | int r, i; |
511 | 511 | ||
512 | if (rdev->gart.robj == NULL) { |
512 | if (rdev->gart.robj == NULL) { |
513 | dev_err(rdev->dev, "No VRAM object for PCIE GART.\n"); |
513 | dev_err(rdev->dev, "No VRAM object for PCIE GART.\n"); |
514 | return -EINVAL; |
514 | return -EINVAL; |
515 | } |
515 | } |
516 | r = radeon_gart_table_vram_pin(rdev); |
516 | r = radeon_gart_table_vram_pin(rdev); |
517 | if (r) |
517 | if (r) |
518 | return r; |
518 | return r; |
519 | /* Enable bus master */ |
519 | /* Enable bus master */ |
520 | tmp = RREG32(RADEON_BUS_CNTL) & ~RS600_BUS_MASTER_DIS; |
520 | tmp = RREG32(RADEON_BUS_CNTL) & ~RS600_BUS_MASTER_DIS; |
521 | WREG32(RADEON_BUS_CNTL, tmp); |
521 | WREG32(RADEON_BUS_CNTL, tmp); |
522 | /* FIXME: setup default page */ |
522 | /* FIXME: setup default page */ |
523 | WREG32_MC(R_000100_MC_PT0_CNTL, |
523 | WREG32_MC(R_000100_MC_PT0_CNTL, |
524 | (S_000100_EFFECTIVE_L2_CACHE_SIZE(6) | |
524 | (S_000100_EFFECTIVE_L2_CACHE_SIZE(6) | |
525 | S_000100_EFFECTIVE_L2_QUEUE_SIZE(6))); |
525 | S_000100_EFFECTIVE_L2_QUEUE_SIZE(6))); |
526 | 526 | ||
527 | for (i = 0; i < 19; i++) { |
527 | for (i = 0; i < 19; i++) { |
528 | WREG32_MC(R_00016C_MC_PT0_CLIENT0_CNTL + i, |
528 | WREG32_MC(R_00016C_MC_PT0_CLIENT0_CNTL + i, |
529 | S_00016C_ENABLE_TRANSLATION_MODE_OVERRIDE(1) | |
529 | S_00016C_ENABLE_TRANSLATION_MODE_OVERRIDE(1) | |
530 | S_00016C_SYSTEM_ACCESS_MODE_MASK( |
530 | S_00016C_SYSTEM_ACCESS_MODE_MASK( |
531 | V_00016C_SYSTEM_ACCESS_MODE_NOT_IN_SYS) | |
531 | V_00016C_SYSTEM_ACCESS_MODE_NOT_IN_SYS) | |
532 | S_00016C_SYSTEM_APERTURE_UNMAPPED_ACCESS( |
532 | S_00016C_SYSTEM_APERTURE_UNMAPPED_ACCESS( |
533 | V_00016C_SYSTEM_APERTURE_UNMAPPED_PASSTHROUGH) | |
533 | V_00016C_SYSTEM_APERTURE_UNMAPPED_PASSTHROUGH) | |
534 | S_00016C_EFFECTIVE_L1_CACHE_SIZE(3) | |
534 | S_00016C_EFFECTIVE_L1_CACHE_SIZE(3) | |
535 | S_00016C_ENABLE_FRAGMENT_PROCESSING(1) | |
535 | S_00016C_ENABLE_FRAGMENT_PROCESSING(1) | |
536 | S_00016C_EFFECTIVE_L1_QUEUE_SIZE(3)); |
536 | S_00016C_EFFECTIVE_L1_QUEUE_SIZE(3)); |
537 | } |
537 | } |
538 | /* enable first context */ |
538 | /* enable first context */ |
539 | WREG32_MC(R_000102_MC_PT0_CONTEXT0_CNTL, |
539 | WREG32_MC(R_000102_MC_PT0_CONTEXT0_CNTL, |
540 | S_000102_ENABLE_PAGE_TABLE(1) | |
540 | S_000102_ENABLE_PAGE_TABLE(1) | |
541 | S_000102_PAGE_TABLE_DEPTH(V_000102_PAGE_TABLE_FLAT)); |
541 | S_000102_PAGE_TABLE_DEPTH(V_000102_PAGE_TABLE_FLAT)); |
542 | 542 | ||
543 | /* disable all other contexts */ |
543 | /* disable all other contexts */ |
544 | for (i = 1; i < 8; i++) |
544 | for (i = 1; i < 8; i++) |
545 | WREG32_MC(R_000102_MC_PT0_CONTEXT0_CNTL + i, 0); |
545 | WREG32_MC(R_000102_MC_PT0_CONTEXT0_CNTL + i, 0); |
546 | 546 | ||
547 | /* setup the page table */ |
547 | /* setup the page table */ |
548 | WREG32_MC(R_00012C_MC_PT0_CONTEXT0_FLAT_BASE_ADDR, |
548 | WREG32_MC(R_00012C_MC_PT0_CONTEXT0_FLAT_BASE_ADDR, |
549 | rdev->gart.table_addr); |
549 | rdev->gart.table_addr); |
550 | WREG32_MC(R_00013C_MC_PT0_CONTEXT0_FLAT_START_ADDR, rdev->mc.gtt_start); |
550 | WREG32_MC(R_00013C_MC_PT0_CONTEXT0_FLAT_START_ADDR, rdev->mc.gtt_start); |
551 | WREG32_MC(R_00014C_MC_PT0_CONTEXT0_FLAT_END_ADDR, rdev->mc.gtt_end); |
551 | WREG32_MC(R_00014C_MC_PT0_CONTEXT0_FLAT_END_ADDR, rdev->mc.gtt_end); |
552 | WREG32_MC(R_00011C_MC_PT0_CONTEXT0_DEFAULT_READ_ADDR, 0); |
552 | WREG32_MC(R_00011C_MC_PT0_CONTEXT0_DEFAULT_READ_ADDR, 0); |
553 | 553 | ||
554 | /* System context maps to VRAM space */ |
554 | /* System context maps to VRAM space */ |
555 | WREG32_MC(R_000112_MC_PT0_SYSTEM_APERTURE_LOW_ADDR, rdev->mc.vram_start); |
555 | WREG32_MC(R_000112_MC_PT0_SYSTEM_APERTURE_LOW_ADDR, rdev->mc.vram_start); |
556 | WREG32_MC(R_000114_MC_PT0_SYSTEM_APERTURE_HIGH_ADDR, rdev->mc.vram_end); |
556 | WREG32_MC(R_000114_MC_PT0_SYSTEM_APERTURE_HIGH_ADDR, rdev->mc.vram_end); |
557 | 557 | ||
558 | /* enable page tables */ |
558 | /* enable page tables */ |
559 | tmp = RREG32_MC(R_000100_MC_PT0_CNTL); |
559 | tmp = RREG32_MC(R_000100_MC_PT0_CNTL); |
560 | WREG32_MC(R_000100_MC_PT0_CNTL, (tmp | S_000100_ENABLE_PT(1))); |
560 | WREG32_MC(R_000100_MC_PT0_CNTL, (tmp | S_000100_ENABLE_PT(1))); |
561 | tmp = RREG32_MC(R_000009_MC_CNTL1); |
561 | tmp = RREG32_MC(R_000009_MC_CNTL1); |
562 | WREG32_MC(R_000009_MC_CNTL1, (tmp | S_000009_ENABLE_PAGE_TABLES(1))); |
562 | WREG32_MC(R_000009_MC_CNTL1, (tmp | S_000009_ENABLE_PAGE_TABLES(1))); |
563 | rs600_gart_tlb_flush(rdev); |
563 | rs600_gart_tlb_flush(rdev); |
564 | DRM_INFO("PCIE GART of %uM enabled (table at 0x%016llX).\n", |
564 | DRM_INFO("PCIE GART of %uM enabled (table at 0x%016llX).\n", |
565 | (unsigned)(rdev->mc.gtt_size >> 20), |
565 | (unsigned)(rdev->mc.gtt_size >> 20), |
566 | (unsigned long long)rdev->gart.table_addr); |
566 | (unsigned long long)rdev->gart.table_addr); |
567 | rdev->gart.ready = true; |
567 | rdev->gart.ready = true; |
568 | return 0; |
568 | return 0; |
569 | } |
569 | } |
570 | 570 | ||
571 | static void rs600_gart_disable(struct radeon_device *rdev) |
571 | static void rs600_gart_disable(struct radeon_device *rdev) |
572 | { |
572 | { |
573 | u32 tmp; |
573 | u32 tmp; |
574 | 574 | ||
575 | /* FIXME: disable out of gart access */ |
575 | /* FIXME: disable out of gart access */ |
576 | WREG32_MC(R_000100_MC_PT0_CNTL, 0); |
576 | WREG32_MC(R_000100_MC_PT0_CNTL, 0); |
577 | tmp = RREG32_MC(R_000009_MC_CNTL1); |
577 | tmp = RREG32_MC(R_000009_MC_CNTL1); |
578 | WREG32_MC(R_000009_MC_CNTL1, tmp & C_000009_ENABLE_PAGE_TABLES); |
578 | WREG32_MC(R_000009_MC_CNTL1, tmp & C_000009_ENABLE_PAGE_TABLES); |
579 | radeon_gart_table_vram_unpin(rdev); |
579 | radeon_gart_table_vram_unpin(rdev); |
580 | } |
580 | } |
581 | 581 | ||
582 | static void rs600_gart_fini(struct radeon_device *rdev) |
582 | static void rs600_gart_fini(struct radeon_device *rdev) |
583 | { |
583 | { |
584 | radeon_gart_fini(rdev); |
584 | radeon_gart_fini(rdev); |
585 | rs600_gart_disable(rdev); |
585 | rs600_gart_disable(rdev); |
586 | radeon_gart_table_vram_free(rdev); |
586 | radeon_gart_table_vram_free(rdev); |
587 | } |
587 | } |
588 | 588 | ||
589 | void rs600_gart_set_page(struct radeon_device *rdev, unsigned i, |
589 | void rs600_gart_set_page(struct radeon_device *rdev, unsigned i, |
590 | uint64_t addr, uint32_t flags) |
590 | uint64_t addr, uint32_t flags) |
591 | { |
591 | { |
592 | void __iomem *ptr = (void *)rdev->gart.ptr; |
592 | void __iomem *ptr = (void *)rdev->gart.ptr; |
593 | 593 | ||
594 | addr = addr & 0xFFFFFFFFFFFFF000ULL; |
594 | addr = addr & 0xFFFFFFFFFFFFF000ULL; |
595 | addr |= R600_PTE_SYSTEM; |
595 | addr |= R600_PTE_SYSTEM; |
596 | if (flags & RADEON_GART_PAGE_VALID) |
596 | if (flags & RADEON_GART_PAGE_VALID) |
597 | addr |= R600_PTE_VALID; |
597 | addr |= R600_PTE_VALID; |
598 | if (flags & RADEON_GART_PAGE_READ) |
598 | if (flags & RADEON_GART_PAGE_READ) |
599 | addr |= R600_PTE_READABLE; |
599 | addr |= R600_PTE_READABLE; |
600 | if (flags & RADEON_GART_PAGE_WRITE) |
600 | if (flags & RADEON_GART_PAGE_WRITE) |
601 | addr |= R600_PTE_WRITEABLE; |
601 | addr |= R600_PTE_WRITEABLE; |
602 | if (flags & RADEON_GART_PAGE_SNOOP) |
602 | if (flags & RADEON_GART_PAGE_SNOOP) |
603 | addr |= R600_PTE_SNOOPED; |
603 | addr |= R600_PTE_SNOOPED; |
604 | writeq(addr, ptr + (i * 8)); |
604 | writeq(addr, ptr + (i * 8)); |
605 | } |
605 | } |
606 | 606 | ||
607 | int rs600_irq_set(struct radeon_device *rdev) |
607 | int rs600_irq_set(struct radeon_device *rdev) |
608 | { |
608 | { |
609 | uint32_t tmp = 0; |
609 | uint32_t tmp = 0; |
610 | uint32_t mode_int = 0; |
610 | uint32_t mode_int = 0; |
611 | u32 hpd1 = RREG32(R_007D08_DC_HOT_PLUG_DETECT1_INT_CONTROL) & |
611 | u32 hpd1 = RREG32(R_007D08_DC_HOT_PLUG_DETECT1_INT_CONTROL) & |
612 | ~S_007D08_DC_HOT_PLUG_DETECT1_INT_EN(1); |
612 | ~S_007D08_DC_HOT_PLUG_DETECT1_INT_EN(1); |
613 | u32 hpd2 = RREG32(R_007D18_DC_HOT_PLUG_DETECT2_INT_CONTROL) & |
613 | u32 hpd2 = RREG32(R_007D18_DC_HOT_PLUG_DETECT2_INT_CONTROL) & |
614 | ~S_007D18_DC_HOT_PLUG_DETECT2_INT_EN(1); |
614 | ~S_007D18_DC_HOT_PLUG_DETECT2_INT_EN(1); |
615 | u32 hdmi0; |
615 | u32 hdmi0; |
616 | if (ASIC_IS_DCE2(rdev)) |
616 | if (ASIC_IS_DCE2(rdev)) |
617 | hdmi0 = RREG32(R_007408_HDMI0_AUDIO_PACKET_CONTROL) & |
617 | hdmi0 = RREG32(R_007408_HDMI0_AUDIO_PACKET_CONTROL) & |
618 | ~S_007408_HDMI0_AZ_FORMAT_WTRIG_MASK(1); |
618 | ~S_007408_HDMI0_AZ_FORMAT_WTRIG_MASK(1); |
619 | else |
619 | else |
620 | hdmi0 = 0; |
620 | hdmi0 = 0; |
621 | 621 | ||
622 | if (!rdev->irq.installed) { |
622 | if (!rdev->irq.installed) { |
623 | WARN(1, "Can't enable IRQ/MSI because no handler is installed\n"); |
623 | WARN(1, "Can't enable IRQ/MSI because no handler is installed\n"); |
624 | WREG32(R_000040_GEN_INT_CNTL, 0); |
624 | WREG32(R_000040_GEN_INT_CNTL, 0); |
625 | return -EINVAL; |
625 | return -EINVAL; |
626 | } |
626 | } |
627 | if (atomic_read(&rdev->irq.ring_int[RADEON_RING_TYPE_GFX_INDEX])) { |
627 | if (atomic_read(&rdev->irq.ring_int[RADEON_RING_TYPE_GFX_INDEX])) { |
628 | tmp |= S_000040_SW_INT_EN(1); |
628 | tmp |= S_000040_SW_INT_EN(1); |
629 | } |
629 | } |
630 | if (rdev->irq.crtc_vblank_int[0] || |
630 | if (rdev->irq.crtc_vblank_int[0] || |
631 | atomic_read(&rdev->irq.pflip[0])) { |
631 | atomic_read(&rdev->irq.pflip[0])) { |
632 | mode_int |= S_006540_D1MODE_VBLANK_INT_MASK(1); |
632 | mode_int |= S_006540_D1MODE_VBLANK_INT_MASK(1); |
633 | } |
633 | } |
634 | if (rdev->irq.crtc_vblank_int[1] || |
634 | if (rdev->irq.crtc_vblank_int[1] || |
635 | atomic_read(&rdev->irq.pflip[1])) { |
635 | atomic_read(&rdev->irq.pflip[1])) { |
636 | mode_int |= S_006540_D2MODE_VBLANK_INT_MASK(1); |
636 | mode_int |= S_006540_D2MODE_VBLANK_INT_MASK(1); |
637 | } |
637 | } |
638 | if (rdev->irq.hpd[0]) { |
638 | if (rdev->irq.hpd[0]) { |
639 | hpd1 |= S_007D08_DC_HOT_PLUG_DETECT1_INT_EN(1); |
639 | hpd1 |= S_007D08_DC_HOT_PLUG_DETECT1_INT_EN(1); |
640 | } |
640 | } |
641 | if (rdev->irq.hpd[1]) { |
641 | if (rdev->irq.hpd[1]) { |
642 | hpd2 |= S_007D18_DC_HOT_PLUG_DETECT2_INT_EN(1); |
642 | hpd2 |= S_007D18_DC_HOT_PLUG_DETECT2_INT_EN(1); |
643 | } |
643 | } |
644 | if (rdev->irq.afmt[0]) { |
644 | if (rdev->irq.afmt[0]) { |
645 | hdmi0 |= S_007408_HDMI0_AZ_FORMAT_WTRIG_MASK(1); |
645 | hdmi0 |= S_007408_HDMI0_AZ_FORMAT_WTRIG_MASK(1); |
646 | } |
646 | } |
647 | WREG32(R_000040_GEN_INT_CNTL, tmp); |
647 | WREG32(R_000040_GEN_INT_CNTL, tmp); |
648 | WREG32(R_006540_DxMODE_INT_MASK, mode_int); |
648 | WREG32(R_006540_DxMODE_INT_MASK, mode_int); |
649 | WREG32(R_007D08_DC_HOT_PLUG_DETECT1_INT_CONTROL, hpd1); |
649 | WREG32(R_007D08_DC_HOT_PLUG_DETECT1_INT_CONTROL, hpd1); |
650 | WREG32(R_007D18_DC_HOT_PLUG_DETECT2_INT_CONTROL, hpd2); |
650 | WREG32(R_007D18_DC_HOT_PLUG_DETECT2_INT_CONTROL, hpd2); |
651 | if (ASIC_IS_DCE2(rdev)) |
651 | if (ASIC_IS_DCE2(rdev)) |
652 | WREG32(R_007408_HDMI0_AUDIO_PACKET_CONTROL, hdmi0); |
652 | WREG32(R_007408_HDMI0_AUDIO_PACKET_CONTROL, hdmi0); |
653 | return 0; |
653 | return 0; |
654 | } |
654 | } |
655 | 655 | ||
656 | static inline u32 rs600_irq_ack(struct radeon_device *rdev) |
656 | static inline u32 rs600_irq_ack(struct radeon_device *rdev) |
657 | { |
657 | { |
658 | uint32_t irqs = RREG32(R_000044_GEN_INT_STATUS); |
658 | uint32_t irqs = RREG32(R_000044_GEN_INT_STATUS); |
659 | uint32_t irq_mask = S_000044_SW_INT(1); |
659 | uint32_t irq_mask = S_000044_SW_INT(1); |
660 | u32 tmp; |
660 | u32 tmp; |
661 | 661 | ||
662 | if (G_000044_DISPLAY_INT_STAT(irqs)) { |
662 | if (G_000044_DISPLAY_INT_STAT(irqs)) { |
663 | rdev->irq.stat_regs.r500.disp_int = RREG32(R_007EDC_DISP_INTERRUPT_STATUS); |
663 | rdev->irq.stat_regs.r500.disp_int = RREG32(R_007EDC_DISP_INTERRUPT_STATUS); |
664 | if (G_007EDC_LB_D1_VBLANK_INTERRUPT(rdev->irq.stat_regs.r500.disp_int)) { |
664 | if (G_007EDC_LB_D1_VBLANK_INTERRUPT(rdev->irq.stat_regs.r500.disp_int)) { |
665 | WREG32(R_006534_D1MODE_VBLANK_STATUS, |
665 | WREG32(R_006534_D1MODE_VBLANK_STATUS, |
666 | S_006534_D1MODE_VBLANK_ACK(1)); |
666 | S_006534_D1MODE_VBLANK_ACK(1)); |
667 | } |
667 | } |
668 | if (G_007EDC_LB_D2_VBLANK_INTERRUPT(rdev->irq.stat_regs.r500.disp_int)) { |
668 | if (G_007EDC_LB_D2_VBLANK_INTERRUPT(rdev->irq.stat_regs.r500.disp_int)) { |
669 | WREG32(R_006D34_D2MODE_VBLANK_STATUS, |
669 | WREG32(R_006D34_D2MODE_VBLANK_STATUS, |
670 | S_006D34_D2MODE_VBLANK_ACK(1)); |
670 | S_006D34_D2MODE_VBLANK_ACK(1)); |
671 | } |
671 | } |
672 | if (G_007EDC_DC_HOT_PLUG_DETECT1_INTERRUPT(rdev->irq.stat_regs.r500.disp_int)) { |
672 | if (G_007EDC_DC_HOT_PLUG_DETECT1_INTERRUPT(rdev->irq.stat_regs.r500.disp_int)) { |
673 | tmp = RREG32(R_007D08_DC_HOT_PLUG_DETECT1_INT_CONTROL); |
673 | tmp = RREG32(R_007D08_DC_HOT_PLUG_DETECT1_INT_CONTROL); |
674 | tmp |= S_007D08_DC_HOT_PLUG_DETECT1_INT_ACK(1); |
674 | tmp |= S_007D08_DC_HOT_PLUG_DETECT1_INT_ACK(1); |
675 | WREG32(R_007D08_DC_HOT_PLUG_DETECT1_INT_CONTROL, tmp); |
675 | WREG32(R_007D08_DC_HOT_PLUG_DETECT1_INT_CONTROL, tmp); |
676 | } |
676 | } |
677 | if (G_007EDC_DC_HOT_PLUG_DETECT2_INTERRUPT(rdev->irq.stat_regs.r500.disp_int)) { |
677 | if (G_007EDC_DC_HOT_PLUG_DETECT2_INTERRUPT(rdev->irq.stat_regs.r500.disp_int)) { |
678 | tmp = RREG32(R_007D18_DC_HOT_PLUG_DETECT2_INT_CONTROL); |
678 | tmp = RREG32(R_007D18_DC_HOT_PLUG_DETECT2_INT_CONTROL); |
679 | tmp |= S_007D18_DC_HOT_PLUG_DETECT2_INT_ACK(1); |
679 | tmp |= S_007D18_DC_HOT_PLUG_DETECT2_INT_ACK(1); |
680 | WREG32(R_007D18_DC_HOT_PLUG_DETECT2_INT_CONTROL, tmp); |
680 | WREG32(R_007D18_DC_HOT_PLUG_DETECT2_INT_CONTROL, tmp); |
681 | } |
681 | } |
682 | } else { |
682 | } else { |
683 | rdev->irq.stat_regs.r500.disp_int = 0; |
683 | rdev->irq.stat_regs.r500.disp_int = 0; |
684 | } |
684 | } |
685 | 685 | ||
686 | if (ASIC_IS_DCE2(rdev)) { |
686 | if (ASIC_IS_DCE2(rdev)) { |
687 | rdev->irq.stat_regs.r500.hdmi0_status = RREG32(R_007404_HDMI0_STATUS) & |
687 | rdev->irq.stat_regs.r500.hdmi0_status = RREG32(R_007404_HDMI0_STATUS) & |
688 | S_007404_HDMI0_AZ_FORMAT_WTRIG(1); |
688 | S_007404_HDMI0_AZ_FORMAT_WTRIG(1); |
689 | if (G_007404_HDMI0_AZ_FORMAT_WTRIG(rdev->irq.stat_regs.r500.hdmi0_status)) { |
689 | if (G_007404_HDMI0_AZ_FORMAT_WTRIG(rdev->irq.stat_regs.r500.hdmi0_status)) { |
690 | tmp = RREG32(R_007408_HDMI0_AUDIO_PACKET_CONTROL); |
690 | tmp = RREG32(R_007408_HDMI0_AUDIO_PACKET_CONTROL); |
691 | tmp |= S_007408_HDMI0_AZ_FORMAT_WTRIG_ACK(1); |
691 | tmp |= S_007408_HDMI0_AZ_FORMAT_WTRIG_ACK(1); |
692 | WREG32(R_007408_HDMI0_AUDIO_PACKET_CONTROL, tmp); |
692 | WREG32(R_007408_HDMI0_AUDIO_PACKET_CONTROL, tmp); |
693 | } |
693 | } |
694 | } else |
694 | } else |
695 | rdev->irq.stat_regs.r500.hdmi0_status = 0; |
695 | rdev->irq.stat_regs.r500.hdmi0_status = 0; |
696 | 696 | ||
697 | if (irqs) { |
697 | if (irqs) { |
698 | WREG32(R_000044_GEN_INT_STATUS, irqs); |
698 | WREG32(R_000044_GEN_INT_STATUS, irqs); |
699 | } |
699 | } |
700 | return irqs & irq_mask; |
700 | return irqs & irq_mask; |
701 | } |
701 | } |
702 | 702 | ||
703 | void rs600_irq_disable(struct radeon_device *rdev) |
703 | void rs600_irq_disable(struct radeon_device *rdev) |
704 | { |
704 | { |
705 | u32 hdmi0 = RREG32(R_007408_HDMI0_AUDIO_PACKET_CONTROL) & |
705 | u32 hdmi0 = RREG32(R_007408_HDMI0_AUDIO_PACKET_CONTROL) & |
706 | ~S_007408_HDMI0_AZ_FORMAT_WTRIG_MASK(1); |
706 | ~S_007408_HDMI0_AZ_FORMAT_WTRIG_MASK(1); |
707 | WREG32(R_007408_HDMI0_AUDIO_PACKET_CONTROL, hdmi0); |
707 | WREG32(R_007408_HDMI0_AUDIO_PACKET_CONTROL, hdmi0); |
708 | WREG32(R_000040_GEN_INT_CNTL, 0); |
708 | WREG32(R_000040_GEN_INT_CNTL, 0); |
709 | WREG32(R_006540_DxMODE_INT_MASK, 0); |
709 | WREG32(R_006540_DxMODE_INT_MASK, 0); |
710 | /* Wait and acknowledge irq */ |
710 | /* Wait and acknowledge irq */ |
711 | mdelay(1); |
711 | mdelay(1); |
712 | rs600_irq_ack(rdev); |
712 | rs600_irq_ack(rdev); |
713 | } |
713 | } |
714 | 714 | ||
715 | int rs600_irq_process(struct radeon_device *rdev) |
715 | int rs600_irq_process(struct radeon_device *rdev) |
716 | { |
716 | { |
717 | u32 status, msi_rearm; |
717 | u32 status, msi_rearm; |
718 | bool queue_hotplug = false; |
718 | bool queue_hotplug = false; |
719 | bool queue_hdmi = false; |
719 | bool queue_hdmi = false; |
720 | 720 | ||
721 | status = rs600_irq_ack(rdev); |
721 | status = rs600_irq_ack(rdev); |
722 | if (!status && |
722 | if (!status && |
723 | !rdev->irq.stat_regs.r500.disp_int && |
723 | !rdev->irq.stat_regs.r500.disp_int && |
724 | !rdev->irq.stat_regs.r500.hdmi0_status) { |
724 | !rdev->irq.stat_regs.r500.hdmi0_status) { |
725 | return IRQ_NONE; |
725 | return IRQ_NONE; |
726 | } |
726 | } |
727 | while (status || |
727 | while (status || |
728 | rdev->irq.stat_regs.r500.disp_int || |
728 | rdev->irq.stat_regs.r500.disp_int || |
729 | rdev->irq.stat_regs.r500.hdmi0_status) { |
729 | rdev->irq.stat_regs.r500.hdmi0_status) { |
730 | /* SW interrupt */ |
730 | /* SW interrupt */ |
731 | if (G_000044_SW_INT(status)) { |
731 | if (G_000044_SW_INT(status)) { |
732 | radeon_fence_process(rdev, RADEON_RING_TYPE_GFX_INDEX); |
732 | radeon_fence_process(rdev, RADEON_RING_TYPE_GFX_INDEX); |
733 | } |
733 | } |
734 | /* Vertical blank interrupts */ |
734 | /* Vertical blank interrupts */ |
735 | if (G_007EDC_LB_D1_VBLANK_INTERRUPT(rdev->irq.stat_regs.r500.disp_int)) { |
735 | if (G_007EDC_LB_D1_VBLANK_INTERRUPT(rdev->irq.stat_regs.r500.disp_int)) { |
736 | if (rdev->irq.crtc_vblank_int[0]) { |
736 | if (rdev->irq.crtc_vblank_int[0]) { |
737 | // drm_handle_vblank(rdev->ddev, 0); |
737 | // drm_handle_vblank(rdev->ddev, 0); |
738 | rdev->pm.vblank_sync = true; |
738 | rdev->pm.vblank_sync = true; |
739 | // wake_up(&rdev->irq.vblank_queue); |
739 | // wake_up(&rdev->irq.vblank_queue); |
740 | } |
740 | } |
741 | // if (rdev->irq.pflip[0]) |
741 | // if (rdev->irq.pflip[0]) |
742 | // radeon_crtc_handle_flip(rdev, 0); |
742 | // radeon_crtc_handle_flip(rdev, 0); |
743 | } |
743 | } |
744 | if (G_007EDC_LB_D2_VBLANK_INTERRUPT(rdev->irq.stat_regs.r500.disp_int)) { |
744 | if (G_007EDC_LB_D2_VBLANK_INTERRUPT(rdev->irq.stat_regs.r500.disp_int)) { |
745 | if (rdev->irq.crtc_vblank_int[1]) { |
745 | if (rdev->irq.crtc_vblank_int[1]) { |
746 | // drm_handle_vblank(rdev->ddev, 1); |
746 | // drm_handle_vblank(rdev->ddev, 1); |
747 | rdev->pm.vblank_sync = true; |
747 | rdev->pm.vblank_sync = true; |
748 | // wake_up(&rdev->irq.vblank_queue); |
748 | // wake_up(&rdev->irq.vblank_queue); |
749 | } |
749 | } |
750 | // if (rdev->irq.pflip[1]) |
750 | // if (rdev->irq.pflip[1]) |
751 | // radeon_crtc_handle_flip(rdev, 1); |
751 | // radeon_crtc_handle_flip(rdev, 1); |
752 | } |
752 | } |
753 | if (G_007EDC_DC_HOT_PLUG_DETECT1_INTERRUPT(rdev->irq.stat_regs.r500.disp_int)) { |
753 | if (G_007EDC_DC_HOT_PLUG_DETECT1_INTERRUPT(rdev->irq.stat_regs.r500.disp_int)) { |
754 | queue_hotplug = true; |
754 | queue_hotplug = true; |
755 | DRM_DEBUG("HPD1\n"); |
755 | DRM_DEBUG("HPD1\n"); |
756 | } |
756 | } |
757 | if (G_007EDC_DC_HOT_PLUG_DETECT2_INTERRUPT(rdev->irq.stat_regs.r500.disp_int)) { |
757 | if (G_007EDC_DC_HOT_PLUG_DETECT2_INTERRUPT(rdev->irq.stat_regs.r500.disp_int)) { |
758 | queue_hotplug = true; |
758 | queue_hotplug = true; |
759 | DRM_DEBUG("HPD2\n"); |
759 | DRM_DEBUG("HPD2\n"); |
760 | } |
760 | } |
761 | if (G_007404_HDMI0_AZ_FORMAT_WTRIG(rdev->irq.stat_regs.r500.hdmi0_status)) { |
761 | if (G_007404_HDMI0_AZ_FORMAT_WTRIG(rdev->irq.stat_regs.r500.hdmi0_status)) { |
762 | queue_hdmi = true; |
762 | queue_hdmi = true; |
763 | DRM_DEBUG("HDMI0\n"); |
763 | DRM_DEBUG("HDMI0\n"); |
764 | } |
764 | } |
765 | status = rs600_irq_ack(rdev); |
765 | status = rs600_irq_ack(rdev); |
766 | } |
766 | } |
767 | // if (queue_hotplug) |
767 | // if (queue_hotplug) |
768 | // schedule_work(&rdev->hotplug_work); |
768 | // schedule_work(&rdev->hotplug_work); |
769 | // if (queue_hdmi) |
769 | // if (queue_hdmi) |
770 | // schedule_work(&rdev->audio_work); |
770 | // schedule_work(&rdev->audio_work); |
771 | if (rdev->msi_enabled) { |
771 | if (rdev->msi_enabled) { |
772 | switch (rdev->family) { |
772 | switch (rdev->family) { |
773 | case CHIP_RS600: |
773 | case CHIP_RS600: |
774 | case CHIP_RS690: |
774 | case CHIP_RS690: |
775 | case CHIP_RS740: |
775 | case CHIP_RS740: |
776 | msi_rearm = RREG32(RADEON_BUS_CNTL) & ~RS600_MSI_REARM; |
776 | msi_rearm = RREG32(RADEON_BUS_CNTL) & ~RS600_MSI_REARM; |
777 | WREG32(RADEON_BUS_CNTL, msi_rearm); |
777 | WREG32(RADEON_BUS_CNTL, msi_rearm); |
778 | WREG32(RADEON_BUS_CNTL, msi_rearm | RS600_MSI_REARM); |
778 | WREG32(RADEON_BUS_CNTL, msi_rearm | RS600_MSI_REARM); |
779 | break; |
779 | break; |
780 | default: |
780 | default: |
781 | WREG32(RADEON_MSI_REARM_EN, RV370_MSI_REARM_EN); |
781 | WREG32(RADEON_MSI_REARM_EN, RV370_MSI_REARM_EN); |
782 | break; |
782 | break; |
783 | } |
783 | } |
784 | } |
784 | } |
785 | return IRQ_HANDLED; |
785 | return IRQ_HANDLED; |
786 | } |
786 | } |
787 | 787 | ||
788 | u32 rs600_get_vblank_counter(struct radeon_device *rdev, int crtc) |
788 | u32 rs600_get_vblank_counter(struct radeon_device *rdev, int crtc) |
789 | { |
789 | { |
790 | if (crtc == 0) |
790 | if (crtc == 0) |
791 | return RREG32(R_0060A4_D1CRTC_STATUS_FRAME_COUNT); |
791 | return RREG32(R_0060A4_D1CRTC_STATUS_FRAME_COUNT); |
792 | else |
792 | else |
793 | return RREG32(R_0068A4_D2CRTC_STATUS_FRAME_COUNT); |
793 | return RREG32(R_0068A4_D2CRTC_STATUS_FRAME_COUNT); |
794 | } |
794 | } |
795 | 795 | ||
796 | int rs600_mc_wait_for_idle(struct radeon_device *rdev) |
796 | int rs600_mc_wait_for_idle(struct radeon_device *rdev) |
797 | { |
797 | { |
798 | unsigned i; |
798 | unsigned i; |
799 | 799 | ||
800 | for (i = 0; i < rdev->usec_timeout; i++) { |
800 | for (i = 0; i < rdev->usec_timeout; i++) { |
801 | if (G_000000_MC_IDLE(RREG32_MC(R_000000_MC_STATUS))) |
801 | if (G_000000_MC_IDLE(RREG32_MC(R_000000_MC_STATUS))) |
802 | return 0; |
802 | return 0; |
803 | udelay(1); |
803 | udelay(1); |
804 | } |
804 | } |
805 | return -1; |
805 | return -1; |
806 | } |
806 | } |
807 | 807 | ||
808 | static void rs600_gpu_init(struct radeon_device *rdev) |
808 | static void rs600_gpu_init(struct radeon_device *rdev) |
809 | { |
809 | { |
810 | r420_pipes_init(rdev); |
810 | r420_pipes_init(rdev); |
811 | /* Wait for mc idle */ |
811 | /* Wait for mc idle */ |
812 | if (rs600_mc_wait_for_idle(rdev)) |
812 | if (rs600_mc_wait_for_idle(rdev)) |
813 | dev_warn(rdev->dev, "Wait MC idle timeout before updating MC.\n"); |
813 | dev_warn(rdev->dev, "Wait MC idle timeout before updating MC.\n"); |
814 | } |
814 | } |
815 | 815 | ||
816 | static void rs600_mc_init(struct radeon_device *rdev) |
816 | static void rs600_mc_init(struct radeon_device *rdev) |
817 | { |
817 | { |
818 | u64 base; |
818 | u64 base; |
819 | 819 | ||
820 | rdev->mc.aper_base = pci_resource_start(rdev->pdev, 0); |
820 | rdev->mc.aper_base = pci_resource_start(rdev->pdev, 0); |
821 | rdev->mc.aper_size = pci_resource_len(rdev->pdev, 0); |
821 | rdev->mc.aper_size = pci_resource_len(rdev->pdev, 0); |
822 | rdev->mc.vram_is_ddr = true; |
822 | rdev->mc.vram_is_ddr = true; |
823 | rdev->mc.vram_width = 128; |
823 | rdev->mc.vram_width = 128; |
824 | rdev->mc.real_vram_size = RREG32(RADEON_CONFIG_MEMSIZE); |
824 | rdev->mc.real_vram_size = RREG32(RADEON_CONFIG_MEMSIZE); |
825 | rdev->mc.mc_vram_size = rdev->mc.real_vram_size; |
825 | rdev->mc.mc_vram_size = rdev->mc.real_vram_size; |
826 | rdev->mc.visible_vram_size = rdev->mc.aper_size; |
826 | rdev->mc.visible_vram_size = rdev->mc.aper_size; |
827 | rdev->mc.igp_sideport_enabled = radeon_atombios_sideport_present(rdev); |
827 | rdev->mc.igp_sideport_enabled = radeon_atombios_sideport_present(rdev); |
828 | base = RREG32_MC(R_000004_MC_FB_LOCATION); |
828 | base = RREG32_MC(R_000004_MC_FB_LOCATION); |
829 | base = G_000004_MC_FB_START(base) << 16; |
829 | base = G_000004_MC_FB_START(base) << 16; |
830 | radeon_vram_location(rdev, &rdev->mc, base); |
830 | radeon_vram_location(rdev, &rdev->mc, base); |
831 | rdev->mc.gtt_base_align = 0; |
831 | rdev->mc.gtt_base_align = 0; |
832 | radeon_gtt_location(rdev, &rdev->mc); |
832 | radeon_gtt_location(rdev, &rdev->mc); |
833 | radeon_update_bandwidth_info(rdev); |
833 | radeon_update_bandwidth_info(rdev); |
834 | } |
834 | } |
835 | 835 | ||
836 | void rs600_bandwidth_update(struct radeon_device *rdev) |
836 | void rs600_bandwidth_update(struct radeon_device *rdev) |
837 | { |
837 | { |
838 | struct drm_display_mode *mode0 = NULL; |
838 | struct drm_display_mode *mode0 = NULL; |
839 | struct drm_display_mode *mode1 = NULL; |
839 | struct drm_display_mode *mode1 = NULL; |
840 | u32 d1mode_priority_a_cnt, d2mode_priority_a_cnt; |
840 | u32 d1mode_priority_a_cnt, d2mode_priority_a_cnt; |
841 | /* FIXME: implement full support */ |
841 | /* FIXME: implement full support */ |
- | 842 | ||
- | 843 | if (!rdev->mode_info.mode_config_initialized) |
|
- | 844 | return; |
|
842 | 845 | ||
843 | radeon_update_display_priority(rdev); |
846 | radeon_update_display_priority(rdev); |
844 | 847 | ||
845 | if (rdev->mode_info.crtcs[0]->base.enabled) |
848 | if (rdev->mode_info.crtcs[0]->base.enabled) |
846 | mode0 = &rdev->mode_info.crtcs[0]->base.mode; |
849 | mode0 = &rdev->mode_info.crtcs[0]->base.mode; |
847 | if (rdev->mode_info.crtcs[1]->base.enabled) |
850 | if (rdev->mode_info.crtcs[1]->base.enabled) |
848 | mode1 = &rdev->mode_info.crtcs[1]->base.mode; |
851 | mode1 = &rdev->mode_info.crtcs[1]->base.mode; |
849 | 852 | ||
850 | rs690_line_buffer_adjust(rdev, mode0, mode1); |
853 | rs690_line_buffer_adjust(rdev, mode0, mode1); |
851 | 854 | ||
852 | if (rdev->disp_priority == 2) { |
855 | if (rdev->disp_priority == 2) { |
853 | d1mode_priority_a_cnt = RREG32(R_006548_D1MODE_PRIORITY_A_CNT); |
856 | d1mode_priority_a_cnt = RREG32(R_006548_D1MODE_PRIORITY_A_CNT); |
854 | d2mode_priority_a_cnt = RREG32(R_006D48_D2MODE_PRIORITY_A_CNT); |
857 | d2mode_priority_a_cnt = RREG32(R_006D48_D2MODE_PRIORITY_A_CNT); |
855 | d1mode_priority_a_cnt |= S_006548_D1MODE_PRIORITY_A_ALWAYS_ON(1); |
858 | d1mode_priority_a_cnt |= S_006548_D1MODE_PRIORITY_A_ALWAYS_ON(1); |
856 | d2mode_priority_a_cnt |= S_006D48_D2MODE_PRIORITY_A_ALWAYS_ON(1); |
859 | d2mode_priority_a_cnt |= S_006D48_D2MODE_PRIORITY_A_ALWAYS_ON(1); |
857 | WREG32(R_006548_D1MODE_PRIORITY_A_CNT, d1mode_priority_a_cnt); |
860 | WREG32(R_006548_D1MODE_PRIORITY_A_CNT, d1mode_priority_a_cnt); |
858 | WREG32(R_00654C_D1MODE_PRIORITY_B_CNT, d1mode_priority_a_cnt); |
861 | WREG32(R_00654C_D1MODE_PRIORITY_B_CNT, d1mode_priority_a_cnt); |
859 | WREG32(R_006D48_D2MODE_PRIORITY_A_CNT, d2mode_priority_a_cnt); |
862 | WREG32(R_006D48_D2MODE_PRIORITY_A_CNT, d2mode_priority_a_cnt); |
860 | WREG32(R_006D4C_D2MODE_PRIORITY_B_CNT, d2mode_priority_a_cnt); |
863 | WREG32(R_006D4C_D2MODE_PRIORITY_B_CNT, d2mode_priority_a_cnt); |
861 | } |
864 | } |
862 | } |
865 | } |
863 | 866 | ||
864 | uint32_t rs600_mc_rreg(struct radeon_device *rdev, uint32_t reg) |
867 | uint32_t rs600_mc_rreg(struct radeon_device *rdev, uint32_t reg) |
865 | { |
868 | { |
866 | unsigned long flags; |
869 | unsigned long flags; |
867 | u32 r; |
870 | u32 r; |
868 | 871 | ||
869 | spin_lock_irqsave(&rdev->mc_idx_lock, flags); |
872 | spin_lock_irqsave(&rdev->mc_idx_lock, flags); |
870 | WREG32(R_000070_MC_IND_INDEX, S_000070_MC_IND_ADDR(reg) | |
873 | WREG32(R_000070_MC_IND_INDEX, S_000070_MC_IND_ADDR(reg) | |
871 | S_000070_MC_IND_CITF_ARB0(1)); |
874 | S_000070_MC_IND_CITF_ARB0(1)); |
872 | r = RREG32(R_000074_MC_IND_DATA); |
875 | r = RREG32(R_000074_MC_IND_DATA); |
873 | spin_unlock_irqrestore(&rdev->mc_idx_lock, flags); |
876 | spin_unlock_irqrestore(&rdev->mc_idx_lock, flags); |
874 | return r; |
877 | return r; |
875 | } |
878 | } |
876 | 879 | ||
877 | void rs600_mc_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v) |
880 | void rs600_mc_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v) |
878 | { |
881 | { |
879 | unsigned long flags; |
882 | unsigned long flags; |
880 | 883 | ||
881 | spin_lock_irqsave(&rdev->mc_idx_lock, flags); |
884 | spin_lock_irqsave(&rdev->mc_idx_lock, flags); |
882 | WREG32(R_000070_MC_IND_INDEX, S_000070_MC_IND_ADDR(reg) | |
885 | WREG32(R_000070_MC_IND_INDEX, S_000070_MC_IND_ADDR(reg) | |
883 | S_000070_MC_IND_CITF_ARB0(1) | S_000070_MC_IND_WR_EN(1)); |
886 | S_000070_MC_IND_CITF_ARB0(1) | S_000070_MC_IND_WR_EN(1)); |
884 | WREG32(R_000074_MC_IND_DATA, v); |
887 | WREG32(R_000074_MC_IND_DATA, v); |
885 | spin_unlock_irqrestore(&rdev->mc_idx_lock, flags); |
888 | spin_unlock_irqrestore(&rdev->mc_idx_lock, flags); |
886 | } |
889 | } |
887 | 890 | ||
888 | static void rs600_debugfs(struct radeon_device *rdev) |
891 | static void rs600_debugfs(struct radeon_device *rdev) |
889 | { |
892 | { |
890 | if (r100_debugfs_rbbm_init(rdev)) |
893 | if (r100_debugfs_rbbm_init(rdev)) |
891 | DRM_ERROR("Failed to register debugfs file for RBBM !\n"); |
894 | DRM_ERROR("Failed to register debugfs file for RBBM !\n"); |
892 | } |
895 | } |
893 | 896 | ||
894 | void rs600_set_safe_registers(struct radeon_device *rdev) |
897 | void rs600_set_safe_registers(struct radeon_device *rdev) |
895 | { |
898 | { |
896 | rdev->config.r300.reg_safe_bm = rs600_reg_safe_bm; |
899 | rdev->config.r300.reg_safe_bm = rs600_reg_safe_bm; |
897 | rdev->config.r300.reg_safe_bm_size = ARRAY_SIZE(rs600_reg_safe_bm); |
900 | rdev->config.r300.reg_safe_bm_size = ARRAY_SIZE(rs600_reg_safe_bm); |
898 | } |
901 | } |
899 | 902 | ||
900 | static void rs600_mc_program(struct radeon_device *rdev) |
903 | static void rs600_mc_program(struct radeon_device *rdev) |
901 | { |
904 | { |
902 | struct rv515_mc_save save; |
905 | struct rv515_mc_save save; |
903 | 906 | ||
904 | /* Stops all mc clients */ |
907 | /* Stops all mc clients */ |
905 | rv515_mc_stop(rdev, &save); |
908 | rv515_mc_stop(rdev, &save); |
906 | 909 | ||
907 | /* Wait for mc idle */ |
910 | /* Wait for mc idle */ |
908 | if (rs600_mc_wait_for_idle(rdev)) |
911 | if (rs600_mc_wait_for_idle(rdev)) |
909 | dev_warn(rdev->dev, "Wait MC idle timeout before updating MC.\n"); |
912 | dev_warn(rdev->dev, "Wait MC idle timeout before updating MC.\n"); |
910 | 913 | ||
911 | /* FIXME: What does AGP means for such chipset ? */ |
914 | /* FIXME: What does AGP means for such chipset ? */ |
912 | WREG32_MC(R_000005_MC_AGP_LOCATION, 0x0FFFFFFF); |
915 | WREG32_MC(R_000005_MC_AGP_LOCATION, 0x0FFFFFFF); |
913 | WREG32_MC(R_000006_AGP_BASE, 0); |
916 | WREG32_MC(R_000006_AGP_BASE, 0); |
914 | WREG32_MC(R_000007_AGP_BASE_2, 0); |
917 | WREG32_MC(R_000007_AGP_BASE_2, 0); |
915 | /* Program MC */ |
918 | /* Program MC */ |
916 | WREG32_MC(R_000004_MC_FB_LOCATION, |
919 | WREG32_MC(R_000004_MC_FB_LOCATION, |
917 | S_000004_MC_FB_START(rdev->mc.vram_start >> 16) | |
920 | S_000004_MC_FB_START(rdev->mc.vram_start >> 16) | |
918 | S_000004_MC_FB_TOP(rdev->mc.vram_end >> 16)); |
921 | S_000004_MC_FB_TOP(rdev->mc.vram_end >> 16)); |
919 | WREG32(R_000134_HDP_FB_LOCATION, |
922 | WREG32(R_000134_HDP_FB_LOCATION, |
920 | S_000134_HDP_FB_START(rdev->mc.vram_start >> 16)); |
923 | S_000134_HDP_FB_START(rdev->mc.vram_start >> 16)); |
921 | 924 | ||
922 | rv515_mc_resume(rdev, &save); |
925 | rv515_mc_resume(rdev, &save); |
923 | } |
926 | } |
924 | 927 | ||
925 | static int rs600_startup(struct radeon_device *rdev) |
928 | static int rs600_startup(struct radeon_device *rdev) |
926 | { |
929 | { |
927 | int r; |
930 | int r; |
928 | 931 | ||
929 | rs600_mc_program(rdev); |
932 | rs600_mc_program(rdev); |
930 | /* Resume clock */ |
933 | /* Resume clock */ |
931 | rv515_clock_startup(rdev); |
934 | rv515_clock_startup(rdev); |
932 | /* Initialize GPU configuration (# pipes, ...) */ |
935 | /* Initialize GPU configuration (# pipes, ...) */ |
933 | rs600_gpu_init(rdev); |
936 | rs600_gpu_init(rdev); |
934 | /* Initialize GART (initialize after TTM so we can allocate |
937 | /* Initialize GART (initialize after TTM so we can allocate |
935 | * memory through TTM but finalize after TTM) */ |
938 | * memory through TTM but finalize after TTM) */ |
936 | r = rs600_gart_enable(rdev); |
939 | r = rs600_gart_enable(rdev); |
937 | if (r) |
940 | if (r) |
938 | return r; |
941 | return r; |
939 | 942 | ||
940 | /* allocate wb buffer */ |
943 | /* allocate wb buffer */ |
941 | r = radeon_wb_init(rdev); |
944 | r = radeon_wb_init(rdev); |
942 | if (r) |
945 | if (r) |
943 | return r; |
946 | return r; |
944 | 947 | ||
945 | r = radeon_fence_driver_start_ring(rdev, RADEON_RING_TYPE_GFX_INDEX); |
948 | r = radeon_fence_driver_start_ring(rdev, RADEON_RING_TYPE_GFX_INDEX); |
946 | if (r) { |
949 | if (r) { |
947 | dev_err(rdev->dev, "failed initializing CP fences (%d).\n", r); |
950 | dev_err(rdev->dev, "failed initializing CP fences (%d).\n", r); |
948 | return r; |
951 | return r; |
949 | } |
952 | } |
950 | 953 | ||
951 | /* Enable IRQ */ |
954 | /* Enable IRQ */ |
952 | if (!rdev->irq.installed) { |
955 | if (!rdev->irq.installed) { |
953 | r = radeon_irq_kms_init(rdev); |
956 | r = radeon_irq_kms_init(rdev); |
954 | if (r) |
957 | if (r) |
955 | return r; |
958 | return r; |
956 | } |
959 | } |
957 | 960 | ||
958 | rs600_irq_set(rdev); |
961 | rs600_irq_set(rdev); |
959 | rdev->config.r300.hdp_cntl = RREG32(RADEON_HOST_PATH_CNTL); |
962 | rdev->config.r300.hdp_cntl = RREG32(RADEON_HOST_PATH_CNTL); |
960 | /* 1M ring buffer */ |
963 | /* 1M ring buffer */ |
961 | r = r100_cp_init(rdev, 1024 * 1024); |
964 | r = r100_cp_init(rdev, 1024 * 1024); |
962 | if (r) { |
965 | if (r) { |
963 | dev_err(rdev->dev, "failed initializing CP (%d).\n", r); |
966 | dev_err(rdev->dev, "failed initializing CP (%d).\n", r); |
964 | return r; |
967 | return r; |
965 | } |
968 | } |
966 | 969 | ||
967 | r = radeon_ib_pool_init(rdev); |
970 | r = radeon_ib_pool_init(rdev); |
968 | if (r) { |
971 | if (r) { |
969 | dev_err(rdev->dev, "IB initialization failed (%d).\n", r); |
972 | dev_err(rdev->dev, "IB initialization failed (%d).\n", r); |
970 | return r; |
973 | return r; |
971 | } |
974 | } |
972 | 975 | ||
973 | r = r600_audio_init(rdev); |
976 | r = r600_audio_init(rdev); |
974 | if (r) { |
977 | if (r) { |
975 | dev_err(rdev->dev, "failed initializing audio\n"); |
978 | dev_err(rdev->dev, "failed initializing audio\n"); |
976 | return r; |
979 | return r; |
977 | } |
980 | } |
978 | 981 | ||
979 | return 0; |
982 | return 0; |
980 | } |
983 | } |
981 | 984 | ||
982 | 985 | ||
983 | 986 | ||
984 | int rs600_init(struct radeon_device *rdev) |
987 | int rs600_init(struct radeon_device *rdev) |
985 | { |
988 | { |
986 | int r; |
989 | int r; |
987 | 990 | ||
988 | /* Disable VGA */ |
991 | /* Disable VGA */ |
989 | rv515_vga_render_disable(rdev); |
992 | rv515_vga_render_disable(rdev); |
990 | /* Initialize scratch registers */ |
993 | /* Initialize scratch registers */ |
991 | radeon_scratch_init(rdev); |
994 | radeon_scratch_init(rdev); |
992 | /* Initialize surface registers */ |
995 | /* Initialize surface registers */ |
993 | radeon_surface_init(rdev); |
996 | radeon_surface_init(rdev); |
994 | /* restore some register to sane defaults */ |
997 | /* restore some register to sane defaults */ |
995 | r100_restore_sanity(rdev); |
998 | r100_restore_sanity(rdev); |
996 | /* BIOS */ |
999 | /* BIOS */ |
997 | if (!radeon_get_bios(rdev)) { |
1000 | if (!radeon_get_bios(rdev)) { |
998 | if (ASIC_IS_AVIVO(rdev)) |
1001 | if (ASIC_IS_AVIVO(rdev)) |
999 | return -EINVAL; |
1002 | return -EINVAL; |
1000 | } |
1003 | } |
1001 | if (rdev->is_atom_bios) { |
1004 | if (rdev->is_atom_bios) { |
1002 | r = radeon_atombios_init(rdev); |
1005 | r = radeon_atombios_init(rdev); |
1003 | if (r) |
1006 | if (r) |
1004 | return r; |
1007 | return r; |
1005 | } else { |
1008 | } else { |
1006 | dev_err(rdev->dev, "Expecting atombios for RS600 GPU\n"); |
1009 | dev_err(rdev->dev, "Expecting atombios for RS600 GPU\n"); |
1007 | return -EINVAL; |
1010 | return -EINVAL; |
1008 | } |
1011 | } |
1009 | /* Reset gpu before posting otherwise ATOM will enter infinite loop */ |
1012 | /* Reset gpu before posting otherwise ATOM will enter infinite loop */ |
1010 | if (radeon_asic_reset(rdev)) { |
1013 | if (radeon_asic_reset(rdev)) { |
1011 | dev_warn(rdev->dev, |
1014 | dev_warn(rdev->dev, |
1012 | "GPU reset failed ! (0xE40=0x%08X, 0x7C0=0x%08X)\n", |
1015 | "GPU reset failed ! (0xE40=0x%08X, 0x7C0=0x%08X)\n", |
1013 | RREG32(R_000E40_RBBM_STATUS), |
1016 | RREG32(R_000E40_RBBM_STATUS), |
1014 | RREG32(R_0007C0_CP_STAT)); |
1017 | RREG32(R_0007C0_CP_STAT)); |
1015 | } |
1018 | } |
1016 | /* check if cards are posted or not */ |
1019 | /* check if cards are posted or not */ |
1017 | if (radeon_boot_test_post_card(rdev) == false) |
1020 | if (radeon_boot_test_post_card(rdev) == false) |
1018 | return -EINVAL; |
1021 | return -EINVAL; |
1019 | 1022 | ||
1020 | /* Initialize clocks */ |
1023 | /* Initialize clocks */ |
1021 | radeon_get_clock_info(rdev->ddev); |
1024 | radeon_get_clock_info(rdev->ddev); |
1022 | /* initialize memory controller */ |
1025 | /* initialize memory controller */ |
1023 | rs600_mc_init(rdev); |
1026 | rs600_mc_init(rdev); |
1024 | rs600_debugfs(rdev); |
1027 | rs600_debugfs(rdev); |
1025 | /* Fence driver */ |
1028 | /* Fence driver */ |
1026 | r = radeon_fence_driver_init(rdev); |
1029 | r = radeon_fence_driver_init(rdev); |
1027 | if (r) |
1030 | if (r) |
1028 | return r; |
1031 | return r; |
1029 | /* Memory manager */ |
1032 | /* Memory manager */ |
1030 | r = radeon_bo_init(rdev); |
1033 | r = radeon_bo_init(rdev); |
1031 | if (r) |
1034 | if (r) |
1032 | return r; |
1035 | return r; |
1033 | r = rs600_gart_init(rdev); |
1036 | r = rs600_gart_init(rdev); |
1034 | if (r) |
1037 | if (r) |
1035 | return r; |
1038 | return r; |
1036 | rs600_set_safe_registers(rdev); |
1039 | rs600_set_safe_registers(rdev); |
1037 | 1040 | ||
1038 | /* Initialize power management */ |
1041 | /* Initialize power management */ |
1039 | radeon_pm_init(rdev); |
1042 | radeon_pm_init(rdev); |
1040 | 1043 | ||
1041 | rdev->accel_working = true; |
1044 | rdev->accel_working = true; |
1042 | r = rs600_startup(rdev); |
1045 | r = rs600_startup(rdev); |
1043 | if (r) { |
1046 | if (r) { |
1044 | /* Somethings want wront with the accel init stop accel */ |
1047 | /* Somethings want wront with the accel init stop accel */ |
1045 | dev_err(rdev->dev, "Disabling GPU acceleration\n"); |
1048 | dev_err(rdev->dev, "Disabling GPU acceleration\n"); |
1046 | // r100_cp_fini(rdev); |
1049 | // r100_cp_fini(rdev); |
1047 | // r100_wb_fini(rdev); |
1050 | // r100_wb_fini(rdev); |
1048 | // r100_ib_fini(rdev); |
1051 | // r100_ib_fini(rdev); |
1049 | rs600_gart_fini(rdev); |
1052 | rs600_gart_fini(rdev); |
1050 | // radeon_irq_kms_fini(rdev); |
1053 | // radeon_irq_kms_fini(rdev); |
1051 | rdev->accel_working = false; |
1054 | rdev->accel_working = false; |
1052 | } |
1055 | } |
1053 | return 0; |
1056 | return 0; |
1054 | }><>>>>><>><> |
1057 | }><>>>>><>><> |