Rev 1963 | Rev 5078 | Go to most recent revision | Only display areas with differences | Regard whitespace | Details | Blame | Last modification | View Log | RSS feed
Rev 1963 | Rev 3192 | ||
---|---|---|---|
1 | /* |
1 | /* |
2 | * Copyright 2008 Red Hat Inc. |
2 | * Copyright 2008 Red Hat Inc. |
3 | * Copyright 2009 Jerome Glisse. |
3 | * Copyright 2009 Jerome Glisse. |
4 | * |
4 | * |
5 | * Permission is hereby granted, free of charge, to any person obtaining a |
5 | * Permission is hereby granted, free of charge, to any person obtaining a |
6 | * copy of this software and associated documentation files (the "Software"), |
6 | * copy of this software and associated documentation files (the "Software"), |
7 | * to deal in the Software without restriction, including without limitation |
7 | * to deal in the Software without restriction, including without limitation |
8 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, |
8 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, |
9 | * and/or sell copies of the Software, and to permit persons to whom the |
9 | * and/or sell copies of the Software, and to permit persons to whom the |
10 | * Software is furnished to do so, subject to the following conditions: |
10 | * Software is furnished to do so, subject to the following conditions: |
11 | * |
11 | * |
12 | * The above copyright notice and this permission notice shall be included in |
12 | * The above copyright notice and this permission notice shall be included in |
13 | * all copies or substantial portions of the Software. |
13 | * all copies or substantial portions of the Software. |
14 | * |
14 | * |
15 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR |
15 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR |
16 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, |
16 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, |
17 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL |
17 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL |
18 | * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR |
18 | * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR |
19 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, |
19 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, |
20 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR |
20 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR |
21 | * OTHER DEALINGS IN THE SOFTWARE. |
21 | * OTHER DEALINGS IN THE SOFTWARE. |
22 | * |
22 | * |
23 | * Authors: |
23 | * Authors: |
24 | * Dave Airlie |
24 | * Dave Airlie |
25 | * Jerome Glisse |
25 | * Jerome Glisse |
26 | */ |
26 | */ |
27 | #include "drmP.h" |
27 | #include |
28 | #include "drm.h" |
- | |
29 | #include "radeon.h" |
28 | #include "radeon.h" |
30 | #include "radeon_drm.h" |
29 | #include |
31 | 30 | ||
32 | #if __OS_HAS_AGP |
31 | #if __OS_HAS_AGP |
33 | 32 | ||
34 | struct radeon_agpmode_quirk { |
33 | struct radeon_agpmode_quirk { |
35 | u32 hostbridge_vendor; |
34 | u32 hostbridge_vendor; |
36 | u32 hostbridge_device; |
35 | u32 hostbridge_device; |
37 | u32 chip_vendor; |
36 | u32 chip_vendor; |
38 | u32 chip_device; |
37 | u32 chip_device; |
39 | u32 subsys_vendor; |
38 | u32 subsys_vendor; |
40 | u32 subsys_device; |
39 | u32 subsys_device; |
41 | u32 default_mode; |
40 | u32 default_mode; |
42 | }; |
41 | }; |
43 | 42 | ||
44 | static struct radeon_agpmode_quirk radeon_agpmode_quirk_list[] = { |
43 | static struct radeon_agpmode_quirk radeon_agpmode_quirk_list[] = { |
45 | /* Intel E7505 Memory Controller Hub / RV350 AR [Radeon 9600XT] Needs AGPMode 4 (deb #515326) */ |
44 | /* Intel E7505 Memory Controller Hub / RV350 AR [Radeon 9600XT] Needs AGPMode 4 (deb #515326) */ |
46 | { PCI_VENDOR_ID_INTEL, 0x2550, PCI_VENDOR_ID_ATI, 0x4152, 0x1458, 0x4038, 4}, |
45 | { PCI_VENDOR_ID_INTEL, 0x2550, PCI_VENDOR_ID_ATI, 0x4152, 0x1458, 0x4038, 4}, |
47 | /* Intel 82865G/PE/P DRAM Controller/Host-Hub / Mobility 9800 Needs AGPMode 4 (deb #462590) */ |
46 | /* Intel 82865G/PE/P DRAM Controller/Host-Hub / Mobility 9800 Needs AGPMode 4 (deb #462590) */ |
48 | { PCI_VENDOR_ID_INTEL, 0x2570, PCI_VENDOR_ID_ATI, 0x4a4e, PCI_VENDOR_ID_DELL, 0x5106, 4}, |
47 | { PCI_VENDOR_ID_INTEL, 0x2570, PCI_VENDOR_ID_ATI, 0x4a4e, PCI_VENDOR_ID_DELL, 0x5106, 4}, |
49 | /* Intel 82865G/PE/P DRAM Controller/Host-Hub / RV280 [Radeon 9200 SE] Needs AGPMode 4 (lp #300304) */ |
48 | /* Intel 82865G/PE/P DRAM Controller/Host-Hub / RV280 [Radeon 9200 SE] Needs AGPMode 4 (lp #300304) */ |
50 | { PCI_VENDOR_ID_INTEL, 0x2570, PCI_VENDOR_ID_ATI, 0x5964, |
49 | { PCI_VENDOR_ID_INTEL, 0x2570, PCI_VENDOR_ID_ATI, 0x5964, |
51 | 0x148c, 0x2073, 4}, |
50 | 0x148c, 0x2073, 4}, |
52 | /* Intel 82855PM Processor to I/O Controller / Mobility M6 LY Needs AGPMode 1 (deb #467235) */ |
51 | /* Intel 82855PM Processor to I/O Controller / Mobility M6 LY Needs AGPMode 1 (deb #467235) */ |
53 | { PCI_VENDOR_ID_INTEL, 0x3340, PCI_VENDOR_ID_ATI, 0x4c59, |
52 | { PCI_VENDOR_ID_INTEL, 0x3340, PCI_VENDOR_ID_ATI, 0x4c59, |
54 | PCI_VENDOR_ID_IBM, 0x052f, 1}, |
53 | PCI_VENDOR_ID_IBM, 0x052f, 1}, |
55 | /* Intel 82855PM host bridge / Mobility 9600 M10 RV350 Needs AGPMode 1 (lp #195051) */ |
54 | /* Intel 82855PM host bridge / Mobility 9600 M10 RV350 Needs AGPMode 1 (lp #195051) */ |
56 | { PCI_VENDOR_ID_INTEL, 0x3340, PCI_VENDOR_ID_ATI, 0x4e50, |
55 | { PCI_VENDOR_ID_INTEL, 0x3340, PCI_VENDOR_ID_ATI, 0x4e50, |
57 | PCI_VENDOR_ID_IBM, 0x0550, 1}, |
56 | PCI_VENDOR_ID_IBM, 0x0550, 1}, |
58 | /* Intel 82855PM host bridge / Mobility M7 needs AGPMode 1 */ |
57 | /* Intel 82855PM host bridge / Mobility M7 needs AGPMode 1 */ |
59 | { PCI_VENDOR_ID_INTEL, 0x3340, PCI_VENDOR_ID_ATI, 0x4c57, |
58 | { PCI_VENDOR_ID_INTEL, 0x3340, PCI_VENDOR_ID_ATI, 0x4c57, |
60 | PCI_VENDOR_ID_IBM, 0x0530, 1}, |
59 | PCI_VENDOR_ID_IBM, 0x0530, 1}, |
61 | /* Intel 82855PM host bridge / FireGL Mobility T2 RV350 Needs AGPMode 2 (fdo #20647) */ |
60 | /* Intel 82855PM host bridge / FireGL Mobility T2 RV350 Needs AGPMode 2 (fdo #20647) */ |
62 | { PCI_VENDOR_ID_INTEL, 0x3340, PCI_VENDOR_ID_ATI, 0x4e54, |
61 | { PCI_VENDOR_ID_INTEL, 0x3340, PCI_VENDOR_ID_ATI, 0x4e54, |
63 | PCI_VENDOR_ID_IBM, 0x054f, 2}, |
62 | PCI_VENDOR_ID_IBM, 0x054f, 2}, |
64 | /* Intel 82855PM host bridge / Mobility M9+ / VaioPCG-V505DX Needs AGPMode 2 (fdo #17928) */ |
63 | /* Intel 82855PM host bridge / Mobility M9+ / VaioPCG-V505DX Needs AGPMode 2 (fdo #17928) */ |
65 | { PCI_VENDOR_ID_INTEL, 0x3340, PCI_VENDOR_ID_ATI, 0x5c61, |
64 | { PCI_VENDOR_ID_INTEL, 0x3340, PCI_VENDOR_ID_ATI, 0x5c61, |
66 | PCI_VENDOR_ID_SONY, 0x816b, 2}, |
65 | PCI_VENDOR_ID_SONY, 0x816b, 2}, |
67 | /* Intel 82855PM Processor to I/O Controller / Mobility M9+ Needs AGPMode 8 (phoronix forum) */ |
66 | /* Intel 82855PM Processor to I/O Controller / Mobility M9+ Needs AGPMode 8 (phoronix forum) */ |
68 | { PCI_VENDOR_ID_INTEL, 0x3340, PCI_VENDOR_ID_ATI, 0x5c61, |
67 | { PCI_VENDOR_ID_INTEL, 0x3340, PCI_VENDOR_ID_ATI, 0x5c61, |
69 | PCI_VENDOR_ID_SONY, 0x8195, 8}, |
68 | PCI_VENDOR_ID_SONY, 0x8195, 8}, |
70 | /* Intel 82830 830 Chipset Host Bridge / Mobility M6 LY Needs AGPMode 2 (fdo #17360)*/ |
69 | /* Intel 82830 830 Chipset Host Bridge / Mobility M6 LY Needs AGPMode 2 (fdo #17360)*/ |
71 | { PCI_VENDOR_ID_INTEL, 0x3575, PCI_VENDOR_ID_ATI, 0x4c59, |
70 | { PCI_VENDOR_ID_INTEL, 0x3575, PCI_VENDOR_ID_ATI, 0x4c59, |
72 | PCI_VENDOR_ID_DELL, 0x00e3, 2}, |
71 | PCI_VENDOR_ID_DELL, 0x00e3, 2}, |
73 | /* Intel 82852/82855 host bridge / Mobility FireGL 9000 R250 Needs AGPMode 1 (lp #296617) */ |
72 | /* Intel 82852/82855 host bridge / Mobility FireGL 9000 RV250 Needs AGPMode 1 (lp #296617) */ |
74 | { PCI_VENDOR_ID_INTEL, 0x3580, PCI_VENDOR_ID_ATI, 0x4c66, |
73 | { PCI_VENDOR_ID_INTEL, 0x3580, PCI_VENDOR_ID_ATI, 0x4c66, |
75 | PCI_VENDOR_ID_DELL, 0x0149, 1}, |
74 | PCI_VENDOR_ID_DELL, 0x0149, 1}, |
- | 75 | /* Intel 82855PM host bridge / Mobility FireGL 9000 RV250 Needs AGPMode 1 for suspend/resume */ |
|
- | 76 | { PCI_VENDOR_ID_INTEL, 0x3340, PCI_VENDOR_ID_ATI, 0x4c66, |
|
- | 77 | PCI_VENDOR_ID_IBM, 0x0531, 1}, |
|
76 | /* Intel 82852/82855 host bridge / Mobility 9600 M10 RV350 Needs AGPMode 1 (deb #467460) */ |
78 | /* Intel 82852/82855 host bridge / Mobility 9600 M10 RV350 Needs AGPMode 1 (deb #467460) */ |
77 | { PCI_VENDOR_ID_INTEL, 0x3580, PCI_VENDOR_ID_ATI, 0x4e50, |
79 | { PCI_VENDOR_ID_INTEL, 0x3580, PCI_VENDOR_ID_ATI, 0x4e50, |
78 | 0x1025, 0x0061, 1}, |
80 | 0x1025, 0x0061, 1}, |
79 | /* Intel 82852/82855 host bridge / Mobility 9600 M10 RV350 Needs AGPMode 1 (lp #203007) */ |
81 | /* Intel 82852/82855 host bridge / Mobility 9600 M10 RV350 Needs AGPMode 1 (lp #203007) */ |
80 | { PCI_VENDOR_ID_INTEL, 0x3580, PCI_VENDOR_ID_ATI, 0x4e50, |
82 | { PCI_VENDOR_ID_INTEL, 0x3580, PCI_VENDOR_ID_ATI, 0x4e50, |
81 | 0x1025, 0x0064, 1}, |
83 | 0x1025, 0x0064, 1}, |
82 | /* Intel 82852/82855 host bridge / Mobility 9600 M10 RV350 Needs AGPMode 1 (lp #141551) */ |
84 | /* Intel 82852/82855 host bridge / Mobility 9600 M10 RV350 Needs AGPMode 1 (lp #141551) */ |
83 | { PCI_VENDOR_ID_INTEL, 0x3580, PCI_VENDOR_ID_ATI, 0x4e50, |
85 | { PCI_VENDOR_ID_INTEL, 0x3580, PCI_VENDOR_ID_ATI, 0x4e50, |
84 | PCI_VENDOR_ID_ASUSTEK, 0x1942, 1}, |
86 | PCI_VENDOR_ID_ASUSTEK, 0x1942, 1}, |
85 | /* Intel 82852/82855 host bridge / Mobility 9600/9700 Needs AGPMode 1 (deb #510208) */ |
87 | /* Intel 82852/82855 host bridge / Mobility 9600/9700 Needs AGPMode 1 (deb #510208) */ |
86 | { PCI_VENDOR_ID_INTEL, 0x3580, PCI_VENDOR_ID_ATI, 0x4e50, |
88 | { PCI_VENDOR_ID_INTEL, 0x3580, PCI_VENDOR_ID_ATI, 0x4e50, |
87 | 0x10cf, 0x127f, 1}, |
89 | 0x10cf, 0x127f, 1}, |
88 | /* ASRock K7VT4A+ AGP 8x / ATI Radeon 9250 AGP Needs AGPMode 4 (lp #133192) */ |
90 | /* ASRock K7VT4A+ AGP 8x / ATI Radeon 9250 AGP Needs AGPMode 4 (lp #133192) */ |
89 | { 0x1849, 0x3189, PCI_VENDOR_ID_ATI, 0x5960, |
91 | { 0x1849, 0x3189, PCI_VENDOR_ID_ATI, 0x5960, |
90 | 0x1787, 0x5960, 4}, |
92 | 0x1787, 0x5960, 4}, |
91 | /* VIA K8M800 Host Bridge / RV280 [Radeon 9200 PRO] Needs AGPMode 4 (fdo #12544) */ |
93 | /* VIA K8M800 Host Bridge / RV280 [Radeon 9200 PRO] Needs AGPMode 4 (fdo #12544) */ |
92 | { PCI_VENDOR_ID_VIA, 0x0204, PCI_VENDOR_ID_ATI, 0x5960, |
94 | { PCI_VENDOR_ID_VIA, 0x0204, PCI_VENDOR_ID_ATI, 0x5960, |
93 | 0x17af, 0x2020, 4}, |
95 | 0x17af, 0x2020, 4}, |
94 | /* VIA KT880 Host Bridge / RV350 [Radeon 9550] Needs AGPMode 4 (fdo #19981) */ |
96 | /* VIA KT880 Host Bridge / RV350 [Radeon 9550] Needs AGPMode 4 (fdo #19981) */ |
95 | { PCI_VENDOR_ID_VIA, 0x0269, PCI_VENDOR_ID_ATI, 0x4153, |
97 | { PCI_VENDOR_ID_VIA, 0x0269, PCI_VENDOR_ID_ATI, 0x4153, |
96 | PCI_VENDOR_ID_ASUSTEK, 0x003c, 4}, |
98 | PCI_VENDOR_ID_ASUSTEK, 0x003c, 4}, |
97 | /* VIA VT8363 Host Bridge / R200 QL [Radeon 8500] Needs AGPMode 2 (lp #141551) */ |
99 | /* VIA VT8363 Host Bridge / R200 QL [Radeon 8500] Needs AGPMode 2 (lp #141551) */ |
98 | { PCI_VENDOR_ID_VIA, 0x0305, PCI_VENDOR_ID_ATI, 0x514c, |
100 | { PCI_VENDOR_ID_VIA, 0x0305, PCI_VENDOR_ID_ATI, 0x514c, |
99 | PCI_VENDOR_ID_ATI, 0x013a, 2}, |
101 | PCI_VENDOR_ID_ATI, 0x013a, 2}, |
100 | /* VIA VT82C693A Host Bridge / RV280 [Radeon 9200 PRO] Needs AGPMode 2 (deb #515512) */ |
102 | /* VIA VT82C693A Host Bridge / RV280 [Radeon 9200 PRO] Needs AGPMode 2 (deb #515512) */ |
101 | { PCI_VENDOR_ID_VIA, 0x0691, PCI_VENDOR_ID_ATI, 0x5960, |
103 | { PCI_VENDOR_ID_VIA, 0x0691, PCI_VENDOR_ID_ATI, 0x5960, |
102 | PCI_VENDOR_ID_ASUSTEK, 0x004c, 2}, |
104 | PCI_VENDOR_ID_ASUSTEK, 0x004c, 2}, |
103 | /* VIA VT82C693A Host Bridge / RV280 [Radeon 9200 PRO] Needs AGPMode 2 */ |
105 | /* VIA VT82C693A Host Bridge / RV280 [Radeon 9200 PRO] Needs AGPMode 2 */ |
104 | { PCI_VENDOR_ID_VIA, 0x0691, PCI_VENDOR_ID_ATI, 0x5960, |
106 | { PCI_VENDOR_ID_VIA, 0x0691, PCI_VENDOR_ID_ATI, 0x5960, |
105 | PCI_VENDOR_ID_ASUSTEK, 0x0054, 2}, |
107 | PCI_VENDOR_ID_ASUSTEK, 0x0054, 2}, |
106 | /* VIA VT8377 Host Bridge / R200 QM [Radeon 9100] Needs AGPMode 4 (deb #461144) */ |
108 | /* VIA VT8377 Host Bridge / R200 QM [Radeon 9100] Needs AGPMode 4 (deb #461144) */ |
107 | { PCI_VENDOR_ID_VIA, 0x3189, PCI_VENDOR_ID_ATI, 0x514d, |
109 | { PCI_VENDOR_ID_VIA, 0x3189, PCI_VENDOR_ID_ATI, 0x514d, |
108 | 0x174b, 0x7149, 4}, |
110 | 0x174b, 0x7149, 4}, |
109 | /* VIA VT8377 Host Bridge / RV280 [Radeon 9200 PRO] Needs AGPMode 4 (lp #312693) */ |
111 | /* VIA VT8377 Host Bridge / RV280 [Radeon 9200 PRO] Needs AGPMode 4 (lp #312693) */ |
110 | { PCI_VENDOR_ID_VIA, 0x3189, PCI_VENDOR_ID_ATI, 0x5960, |
112 | { PCI_VENDOR_ID_VIA, 0x3189, PCI_VENDOR_ID_ATI, 0x5960, |
111 | 0x1462, 0x0380, 4}, |
113 | 0x1462, 0x0380, 4}, |
112 | /* VIA VT8377 Host Bridge / RV280 Needs AGPMode 4 (ati ML) */ |
114 | /* VIA VT8377 Host Bridge / RV280 Needs AGPMode 4 (ati ML) */ |
113 | { PCI_VENDOR_ID_VIA, 0x3189, PCI_VENDOR_ID_ATI, 0x5964, |
115 | { PCI_VENDOR_ID_VIA, 0x3189, PCI_VENDOR_ID_ATI, 0x5964, |
114 | 0x148c, 0x2073, 4}, |
116 | 0x148c, 0x2073, 4}, |
115 | /* ATI Host Bridge / RV280 [M9+] Needs AGPMode 1 (phoronix forum) */ |
117 | /* ATI Host Bridge / RV280 [M9+] Needs AGPMode 1 (phoronix forum) */ |
116 | { PCI_VENDOR_ID_ATI, 0xcbb2, PCI_VENDOR_ID_ATI, 0x5c61, |
118 | { PCI_VENDOR_ID_ATI, 0xcbb2, PCI_VENDOR_ID_ATI, 0x5c61, |
117 | PCI_VENDOR_ID_SONY, 0x8175, 1}, |
119 | PCI_VENDOR_ID_SONY, 0x8175, 1}, |
118 | /* HP Host Bridge / R300 [FireGL X1] Needs AGPMode 2 (fdo #7770) */ |
120 | /* HP Host Bridge / R300 [FireGL X1] Needs AGPMode 2 (fdo #7770) */ |
119 | { PCI_VENDOR_ID_HP, 0x122e, PCI_VENDOR_ID_ATI, 0x4e47, |
121 | { PCI_VENDOR_ID_HP, 0x122e, PCI_VENDOR_ID_ATI, 0x4e47, |
120 | PCI_VENDOR_ID_ATI, 0x0152, 2}, |
122 | PCI_VENDOR_ID_ATI, 0x0152, 2}, |
121 | { 0, 0, 0, 0, 0, 0, 0 }, |
123 | { 0, 0, 0, 0, 0, 0, 0 }, |
122 | }; |
124 | }; |
123 | #endif |
125 | #endif |
124 | 126 | ||
125 | int radeon_agp_init(struct radeon_device *rdev) |
127 | int radeon_agp_init(struct radeon_device *rdev) |
126 | { |
128 | { |
127 | #if __OS_HAS_AGP |
129 | #if __OS_HAS_AGP |
128 | struct radeon_agpmode_quirk *p = radeon_agpmode_quirk_list; |
130 | struct radeon_agpmode_quirk *p = radeon_agpmode_quirk_list; |
129 | struct drm_agp_mode mode; |
131 | struct drm_agp_mode mode; |
130 | struct drm_agp_info info; |
132 | struct drm_agp_info info; |
131 | uint32_t agp_status; |
133 | uint32_t agp_status; |
132 | int default_mode; |
134 | int default_mode; |
133 | bool is_v3; |
135 | bool is_v3; |
134 | int ret; |
136 | int ret; |
135 | 137 | ||
136 | /* Acquire AGP. */ |
138 | /* Acquire AGP. */ |
137 | ret = drm_agp_acquire(rdev->ddev); |
139 | ret = drm_agp_acquire(rdev->ddev); |
138 | if (ret) { |
140 | if (ret) { |
139 | DRM_ERROR("Unable to acquire AGP: %d\n", ret); |
141 | DRM_ERROR("Unable to acquire AGP: %d\n", ret); |
140 | return ret; |
142 | return ret; |
141 | } |
143 | } |
142 | 144 | ||
143 | ret = drm_agp_info(rdev->ddev, &info); |
145 | ret = drm_agp_info(rdev->ddev, &info); |
144 | if (ret) { |
146 | if (ret) { |
145 | drm_agp_release(rdev->ddev); |
147 | drm_agp_release(rdev->ddev); |
146 | DRM_ERROR("Unable to get AGP info: %d\n", ret); |
148 | DRM_ERROR("Unable to get AGP info: %d\n", ret); |
147 | return ret; |
149 | return ret; |
148 | } |
150 | } |
149 | 151 | ||
150 | if (rdev->ddev->agp->agp_info.aper_size < 32) { |
152 | if (rdev->ddev->agp->agp_info.aper_size < 32) { |
151 | drm_agp_release(rdev->ddev); |
153 | drm_agp_release(rdev->ddev); |
152 | dev_warn(rdev->dev, "AGP aperture too small (%zuM) " |
154 | dev_warn(rdev->dev, "AGP aperture too small (%zuM) " |
153 | "need at least 32M, disabling AGP\n", |
155 | "need at least 32M, disabling AGP\n", |
154 | rdev->ddev->agp->agp_info.aper_size); |
156 | rdev->ddev->agp->agp_info.aper_size); |
155 | return -EINVAL; |
157 | return -EINVAL; |
156 | } |
158 | } |
157 | 159 | ||
158 | mode.mode = info.mode; |
160 | mode.mode = info.mode; |
159 | /* chips with the agp to pcie bridge don't have the AGP_STATUS register |
161 | /* chips with the agp to pcie bridge don't have the AGP_STATUS register |
160 | * Just use the whatever mode the host sets up. |
162 | * Just use the whatever mode the host sets up. |
161 | */ |
163 | */ |
162 | if (rdev->family <= CHIP_RV350) |
164 | if (rdev->family <= CHIP_RV350) |
163 | agp_status = (RREG32(RADEON_AGP_STATUS) | RADEON_AGPv3_MODE) & mode.mode; |
165 | agp_status = (RREG32(RADEON_AGP_STATUS) | RADEON_AGPv3_MODE) & mode.mode; |
164 | else |
166 | else |
165 | agp_status = mode.mode; |
167 | agp_status = mode.mode; |
166 | is_v3 = !!(agp_status & RADEON_AGPv3_MODE); |
168 | is_v3 = !!(agp_status & RADEON_AGPv3_MODE); |
167 | 169 | ||
168 | if (is_v3) { |
170 | if (is_v3) { |
169 | default_mode = (agp_status & RADEON_AGPv3_8X_MODE) ? 8 : 4; |
171 | default_mode = (agp_status & RADEON_AGPv3_8X_MODE) ? 8 : 4; |
170 | } else { |
172 | } else { |
171 | if (agp_status & RADEON_AGP_4X_MODE) { |
173 | if (agp_status & RADEON_AGP_4X_MODE) { |
172 | default_mode = 4; |
174 | default_mode = 4; |
173 | } else if (agp_status & RADEON_AGP_2X_MODE) { |
175 | } else if (agp_status & RADEON_AGP_2X_MODE) { |
174 | default_mode = 2; |
176 | default_mode = 2; |
175 | } else { |
177 | } else { |
176 | default_mode = 1; |
178 | default_mode = 1; |
177 | } |
179 | } |
178 | } |
180 | } |
179 | 181 | ||
180 | /* Apply AGPMode Quirks */ |
182 | /* Apply AGPMode Quirks */ |
181 | while (p && p->chip_device != 0) { |
183 | while (p && p->chip_device != 0) { |
182 | if (info.id_vendor == p->hostbridge_vendor && |
184 | if (info.id_vendor == p->hostbridge_vendor && |
183 | info.id_device == p->hostbridge_device && |
185 | info.id_device == p->hostbridge_device && |
184 | rdev->pdev->vendor == p->chip_vendor && |
186 | rdev->pdev->vendor == p->chip_vendor && |
185 | rdev->pdev->device == p->chip_device && |
187 | rdev->pdev->device == p->chip_device && |
186 | rdev->pdev->subsystem_vendor == p->subsys_vendor && |
188 | rdev->pdev->subsystem_vendor == p->subsys_vendor && |
187 | rdev->pdev->subsystem_device == p->subsys_device) { |
189 | rdev->pdev->subsystem_device == p->subsys_device) { |
188 | default_mode = p->default_mode; |
190 | default_mode = p->default_mode; |
189 | } |
191 | } |
190 | ++p; |
192 | ++p; |
191 | } |
193 | } |
192 | 194 | ||
193 | if (radeon_agpmode > 0) { |
195 | if (radeon_agpmode > 0) { |
194 | if ((radeon_agpmode < (is_v3 ? 4 : 1)) || |
196 | if ((radeon_agpmode < (is_v3 ? 4 : 1)) || |
195 | (radeon_agpmode > (is_v3 ? 8 : 4)) || |
197 | (radeon_agpmode > (is_v3 ? 8 : 4)) || |
196 | (radeon_agpmode & (radeon_agpmode - 1))) { |
198 | (radeon_agpmode & (radeon_agpmode - 1))) { |
197 | DRM_ERROR("Illegal AGP Mode: %d (valid %s), leaving at %d\n", |
199 | DRM_ERROR("Illegal AGP Mode: %d (valid %s), leaving at %d\n", |
198 | radeon_agpmode, is_v3 ? "4, 8" : "1, 2, 4", |
200 | radeon_agpmode, is_v3 ? "4, 8" : "1, 2, 4", |
199 | default_mode); |
201 | default_mode); |
200 | radeon_agpmode = default_mode; |
202 | radeon_agpmode = default_mode; |
201 | } else { |
203 | } else { |
202 | DRM_INFO("AGP mode requested: %d\n", radeon_agpmode); |
204 | DRM_INFO("AGP mode requested: %d\n", radeon_agpmode); |
203 | } |
205 | } |
204 | } else { |
206 | } else { |
205 | radeon_agpmode = default_mode; |
207 | radeon_agpmode = default_mode; |
206 | } |
208 | } |
207 | 209 | ||
208 | mode.mode &= ~RADEON_AGP_MODE_MASK; |
210 | mode.mode &= ~RADEON_AGP_MODE_MASK; |
209 | if (is_v3) { |
211 | if (is_v3) { |
210 | switch (radeon_agpmode) { |
212 | switch (radeon_agpmode) { |
211 | case 8: |
213 | case 8: |
212 | mode.mode |= RADEON_AGPv3_8X_MODE; |
214 | mode.mode |= RADEON_AGPv3_8X_MODE; |
213 | break; |
215 | break; |
214 | case 4: |
216 | case 4: |
215 | default: |
217 | default: |
216 | mode.mode |= RADEON_AGPv3_4X_MODE; |
218 | mode.mode |= RADEON_AGPv3_4X_MODE; |
217 | break; |
219 | break; |
218 | } |
220 | } |
219 | } else { |
221 | } else { |
220 | switch (radeon_agpmode) { |
222 | switch (radeon_agpmode) { |
221 | case 4: |
223 | case 4: |
222 | mode.mode |= RADEON_AGP_4X_MODE; |
224 | mode.mode |= RADEON_AGP_4X_MODE; |
223 | break; |
225 | break; |
224 | case 2: |
226 | case 2: |
225 | mode.mode |= RADEON_AGP_2X_MODE; |
227 | mode.mode |= RADEON_AGP_2X_MODE; |
226 | break; |
228 | break; |
227 | case 1: |
229 | case 1: |
228 | default: |
230 | default: |
229 | mode.mode |= RADEON_AGP_1X_MODE; |
231 | mode.mode |= RADEON_AGP_1X_MODE; |
230 | break; |
232 | break; |
231 | } |
233 | } |
232 | } |
234 | } |
233 | 235 | ||
234 | mode.mode &= ~RADEON_AGP_FW_MODE; /* disable fw */ |
236 | mode.mode &= ~RADEON_AGP_FW_MODE; /* disable fw */ |
235 | ret = drm_agp_enable(rdev->ddev, mode); |
237 | ret = drm_agp_enable(rdev->ddev, mode); |
236 | if (ret) { |
238 | if (ret) { |
237 | DRM_ERROR("Unable to enable AGP (mode = 0x%lx)\n", mode.mode); |
239 | DRM_ERROR("Unable to enable AGP (mode = 0x%lx)\n", mode.mode); |
238 | drm_agp_release(rdev->ddev); |
240 | drm_agp_release(rdev->ddev); |
239 | return ret; |
241 | return ret; |
240 | } |
242 | } |
241 | 243 | ||
242 | rdev->mc.agp_base = rdev->ddev->agp->agp_info.aper_base; |
244 | rdev->mc.agp_base = rdev->ddev->agp->agp_info.aper_base; |
243 | rdev->mc.gtt_size = rdev->ddev->agp->agp_info.aper_size << 20; |
245 | rdev->mc.gtt_size = rdev->ddev->agp->agp_info.aper_size << 20; |
244 | rdev->mc.gtt_start = rdev->mc.agp_base; |
246 | rdev->mc.gtt_start = rdev->mc.agp_base; |
245 | rdev->mc.gtt_end = rdev->mc.gtt_start + rdev->mc.gtt_size - 1; |
247 | rdev->mc.gtt_end = rdev->mc.gtt_start + rdev->mc.gtt_size - 1; |
246 | dev_info(rdev->dev, "GTT: %lluM 0x%08llX - 0x%08llX\n", |
248 | dev_info(rdev->dev, "GTT: %lluM 0x%08llX - 0x%08llX\n", |
247 | rdev->mc.gtt_size >> 20, rdev->mc.gtt_start, rdev->mc.gtt_end); |
249 | rdev->mc.gtt_size >> 20, rdev->mc.gtt_start, rdev->mc.gtt_end); |
248 | 250 | ||
249 | /* workaround some hw issues */ |
251 | /* workaround some hw issues */ |
250 | if (rdev->family < CHIP_R200) { |
252 | if (rdev->family < CHIP_R200) { |
251 | WREG32(RADEON_AGP_CNTL, RREG32(RADEON_AGP_CNTL) | 0x000e0000); |
253 | WREG32(RADEON_AGP_CNTL, RREG32(RADEON_AGP_CNTL) | 0x000e0000); |
252 | } |
254 | } |
253 | return 0; |
255 | return 0; |
254 | #else |
256 | #else |
255 | return -1; |
257 | return -1; |
256 | #endif |
258 | #endif |
257 | } |
259 | } |
258 | 260 | ||
259 | void radeon_agp_resume(struct radeon_device *rdev) |
261 | void radeon_agp_resume(struct radeon_device *rdev) |
260 | { |
262 | { |
261 | #if __OS_HAS_AGP |
263 | #if __OS_HAS_AGP |
262 | int r; |
264 | int r; |
263 | if (rdev->flags & RADEON_IS_AGP) { |
265 | if (rdev->flags & RADEON_IS_AGP) { |
264 | r = radeon_agp_init(rdev); |
266 | r = radeon_agp_init(rdev); |
265 | if (r) |
267 | if (r) |
266 | dev_warn(rdev->dev, "radeon AGP reinit failed\n"); |
268 | dev_warn(rdev->dev, "radeon AGP reinit failed\n"); |
267 | } |
269 | } |
268 | #endif |
270 | #endif |
269 | } |
271 | } |
270 | 272 | ||
271 | void radeon_agp_fini(struct radeon_device *rdev) |
273 | void radeon_agp_fini(struct radeon_device *rdev) |
272 | { |
274 | { |
273 | #if __OS_HAS_AGP |
275 | #if __OS_HAS_AGP |
274 | if (rdev->ddev->agp && rdev->ddev->agp->acquired) { |
276 | if (rdev->ddev->agp && rdev->ddev->agp->acquired) { |
275 | drm_agp_release(rdev->ddev); |
277 | drm_agp_release(rdev->ddev); |
276 | } |
278 | } |
277 | #endif |
279 | #endif |
278 | } |
280 | } |
279 | 281 | ||
280 | void radeon_agp_suspend(struct radeon_device *rdev) |
282 | void radeon_agp_suspend(struct radeon_device *rdev) |
281 | { |
283 | { |
282 | radeon_agp_fini(rdev); |
284 | radeon_agp_fini(rdev); |
283 | }>><>>=>> |
285 | }>><>>=>> |