4,6 → 4,7 |
/* Caches aren't brain-dead on the intel. */ |
#include <asm-generic/cacheflush.h> |
#include <asm/special_insns.h> |
#include <asm/uaccess.h> |
|
/* |
* The set_memory_* API can be used to change various attributes of a virtual |
113,16 → 114,10 |
|
#define mmio_flush_range(addr, size) clflush_cache_range(addr, size) |
|
#ifdef CONFIG_DEBUG_RODATA |
void mark_rodata_ro(void); |
extern const int rodata_test_data; |
extern int kernel_set_to_readonly; |
void set_kernel_text_rw(void); |
void set_kernel_text_ro(void); |
#else |
static inline void set_kernel_text_rw(void) { } |
static inline void set_kernel_text_ro(void) { } |
#endif |
|
#ifdef CONFIG_DEBUG_RODATA_TEST |
int rodata_test(void); |