Subversion Repositories Kolibri OS

#	define RADEON_BUS_MASTER_DIS		(1 << 6)

#define RADEON_SCRATCH_ADDR		0x0774

#define RADEON_CP_ME_RAM_RADDR		0x07d8

#define RADEON_CP_ME_RAM_DATAH		0x07dc

#define RADEON_CP_ME_RAM_DATAL		0x07e0

#define RADEON_PCIGART_TRANSLATE_EN      (1 << 0)

#define RADEON_CP_RB_CNTL		0x0704

#	define RADEON_BUF_SWAP_32BIT		(2 << 16)

#	define RADEON_RB_NO_UPDATE		(1 << 27)

#define RADEON_CP_RB_RPTR_ADDR		0x070c

#define RADEON_CP_RB_RPTR		0x0710

#define RADEON_CP_RB_WPTR		0x0714

#	define RADEON_PRE_WRITE_TIMER_SHIFT	0

#	define RADEON_PRE_WRITE_LIMIT_SHIFT	23

#	define RADEON_CSQ_CNT_PRIMARY_MASK	(0xff << 0)

#	define RADEON_CSQ_PRIDIS_INDDIS		(0 << 28)

#	define RADEON_CSQ_PRIPIO_INDDIS		(1 << 28)

#	define RADEON_CSQ_PRIBM_INDDIS		(2 << 28)

#	define RADEON_CSQ_PRIPIO_INDBM		(3 << 28)

#	define RADEON_CSQ_PRIBM_INDBM		(4 << 28)

#	define RADEON_CSQ_PRIPIO_INDPIO		(15 << 28)

#	define RADEON_ISYNC_ANY2D_IDLE3D	(1 << 0)

#	define RADEON_ISYNC_ANY3D_IDLE2D	(1 << 1)

#	define RADEON_ISYNC_TRIG2D_IDLE3D	(1 << 2)

#	define RADEON_ISYNC_TRIG3D_IDLE2D	(1 << 3)

#	define RADEON_ISYNC_WAIT_IDLEGUI	(1 << 4)

#	define RADEON_ISYNC_CPSCRATCH_IDLEGUI	(1 << 5)

#       define RADEON_PLL_WR_EN             (1 << 7)

#       define RADEON_PLL_DIV_SEL           (3 << 8)

#       define RADEON_PLL2_DIV_SEL_MASK     ~(3 << 8)

#       define RADEON_FORCEON_MCLKA         (1 << 16)

#       define RADEON_FORCEON_MCLKB         (1 << 17)

#       define RADEON_FORCEON_YCLKA         (1 << 18)

#       define RADEON_FORCEON_YCLKB         (1 << 19)

#       define RADEON_FORCEON_MC            (1 << 20)

#       define RADEON_FORCEON_AIC           (1 << 21)

#       define R300_DISABLE_MC_MCLKA        (1 << 21)

#       define R300_DISABLE_MC_MCLKB        (1 << 21)

{

     * revisions of the R300.  This workaround should be called after every

     * CLOCK_CNTL_INDEX register access.  If not, register reads afterward

     * may not be correct.

     */

    if (rhd.ChipFamily <= CHIP_FAMILY_RV380)

    {

        u32_t save, tmp;

	tmp = save & ~(0x3f | RADEON_PLL_WR_EN);

	OUTREG(RADEON_CLOCK_CNTL_INDEX, tmp);

	tmp = INREG(RADEON_CLOCK_CNTL_DATA);

	OUTREG(RADEON_CLOCK_CNTL_INDEX, save);

    }

}

u32_t RADEONINPLL(int addr)

{

    u32_t       data;

    //RADEONPllErrataAfterIndex();

    data = INREG(RADEON_CLOCK_CNTL_DATA);

    RADEONPllErrataAfterData();

};

void RADEONOUTPLL(int addr, u32_t data)

{

    OUTREG8(RADEON_CLOCK_CNTL_INDEX, (((addr) & 0x3f) |

				      RADEON_PLL_WR_EN));

//    RADEONPllErrataAfterIndex(info);

    OUTREG(RADEON_CLOCK_CNTL_DATA, data);

    RADEONPllErrataAfterData();

}

R5xxFIFOWaitLocal(u32_t required)             //R100-R500

{

  int i;

    if (required <= (INREG(R5XX_RBBM_STATUS) & R5XX_RBBM_FIFOCNT_MASK))

	    return TRUE;

         (unsigned int) INREG(R5XX_RBBM_STATUS));

  return FALSE;

}

 * Flush all dirty data in the Pixel Cache to memory.

 */

R5xx2DFlush()

{

    int i;

                R5XX_DSTCACHE_FLUSH_ALL, R5XX_DSTCACHE_FLUSH_ALL);

      if (!(INREG(R5XX_DSTCACHE_CTLSTAT) & R5XX_DSTCACHE_BUSY))

        return TRUE;

         (unsigned int)INREG(R5XX_DSTCACHE_CTLSTAT));

    return FALSE;

}

R5xx2DIdleLocal()                                //R100-R500

{

    int i;

    for (i = 0; i < R5XX_LOOP_COUNT; i++)

      if (64 == (INREG(R5XX_RBBM_STATUS) & R5XX_RBBM_FIFOCNT_MASK))

        break;

      dbgprintf("%s: FIFO Timeout 0x%08X.\n", __func__,INREG(R5XX_RBBM_STATUS));

      return FALSE;

    }

    for (i = 0; i < R5XX_LOOP_COUNT; i++) {

      if (!(INREG(R5XX_RBBM_STATUS) & R5XX_RBBM_ACTIVE)) {

        R5xx2DFlush();

        return TRUE;

      }

    }

    dbgprintf("%s: Idle Timeout 0x%08X.\n", __func__,INREG(R5XX_RBBM_STATUS));

    return FALSE;

R5xx2DReset()

{

    u32_t save, tmp;

    u32_t       clock_cntl_index;

    u32_t       mclk_cntl;

       * an R300 after the command processor got stuck. */

    save = INREG(R5XX_RBBM_SOFT_RESET);

    tmp = save | R5XX_SOFT_RESET_CP |

      R5XX_SOFT_RESET_HI | R5XX_SOFT_RESET_SE |

      R5XX_SOFT_RESET_RE | R5XX_SOFT_RESET_PP |

      R5XX_SOFT_RESET_E2 | R5XX_SOFT_RESET_RB;

    OUTREG(R5XX_RBBM_SOFT_RESET, tmp);

    tmp &= ~(R5XX_SOFT_RESET_CP | R5XX_SOFT_RESET_HI |

         R5XX_SOFT_RESET_SE | R5XX_SOFT_RESET_RE |

         R5XX_SOFT_RESET_PP | R5XX_SOFT_RESET_E2 |

         R5XX_SOFT_RESET_RB);

    OUTREG(R5XX_RBBM_SOFT_RESET, tmp);

    OUTREG(R5XX_RBBM_SOFT_RESET, save);

    INREG(R5XX_RBBM_SOFT_RESET);

    clock_cntl_index = INREG(RADEON_CLOCK_CNTL_INDEX);

    RADEONPllErrataAfterIndex(info);

			      RADEON_FORCEON_MCLKA |

			      RADEON_FORCEON_MCLKB |

			      RADEON_FORCEON_YCLKA |

			      RADEON_FORCEON_YCLKB |

			      RADEON_FORCEON_MC |

			      RADEON_FORCEON_AIC));

#endif

       * unexpected behaviour on some machines.  Here we use

       * R5XX_HOST_PATH_CNTL to reset it. */

    save = INREG(R5XX_HOST_PATH_CNTL);

    tmp |= R5XX_SOFT_RESET_CP | R5XX_SOFT_RESET_HI | R5XX_SOFT_RESET_E2;

    OUTREG(R5XX_RBBM_SOFT_RESET, tmp);

    OUTREG(R5XX_RBBM_SOFT_RESET, 0);

	       R5XX_RB2D_DC_AUTOFLUSH_ENABLE | R5XX_RB2D_DC_DISABLE_IGNORE_PE,

	       R5XX_RB2D_DC_AUTOFLUSH_ENABLE | R5XX_RB2D_DC_DISABLE_IGNORE_PE);

    INREG(R5XX_HOST_PATH_CNTL);

    OUTREG(R5XX_HOST_PATH_CNTL, save);

    OUTREG(RADEON_CLOCK_CNTL_INDEX, clock_cntl_index);

    RADEONPllErrataAfterIndex(info);

    RADEONOUTPLL(RADEON_MCLK_CNTL, mclk_cntl);

#endif

}

R5xx2DSetup()

{

     * set them appropriately before any accel ops, but let's avoid

     * random bogus DMA in case we inadvertently trigger the engine

     * in the wrong place (happened). */

    R5xxFIFOWaitLocal(2);

    OUTREG(R5XX_DST_PITCH_OFFSET,rhd.dst_pitch_offset);

    OUTREG(R5XX_SRC_PITCH_OFFSET,rhd.dst_pitch_offset);

    MASKREG(R5XX_DP_DATATYPE, 0, R5XX_HOST_BIG_ENDIAN_EN);

    OUTREG(R5XX_DEFAULT_SC_BOTTOM_RIGHT,

           R5XX_DEFAULT_SC_RIGHT_MAX | R5XX_DEFAULT_SC_BOTTOM_MAX);

    R5xxFIFOWaitLocal(1);

    OUTREG(R5XX_DP_GUI_MASTER_CNTL, rhd.gui_control |

           R5XX_GMC_BRUSH_SOLID_COLOR | R5XX_GMC_SRC_DATATYPE_COLOR);

    OUTREG(R5XX_DP_BRUSH_FRGD_CLR, 0xFFFFFFFF);

    OUTREG(R5XX_DP_BRUSH_BKGD_CLR, 0x00000000);

    OUTREG(R5XX_DP_SRC_FRGD_CLR, 0xFFFFFFFF);

    OUTREG(R5XX_DP_SRC_BKGD_CLR, 0x00000000);

    OUTREG(R5XX_DP_WRITE_MASK, 0xFFFFFFFF);

}

{

    if (!R5xxFIFOWaitLocal(required)) {

      R5xx2DReset();

      R5xx2DSetup();

    }

}

{

    if (!R5xx2DIdleLocal()) {

      R5xx2DReset();

      R5xx2DSetup();

    }

}

{

  u32_t ifl;

  int i;

  {

    case CHIP_FAMILY_R300:

    case CHIP_FAMILY_R350:

    case CHIP_FAMILY_RV350:

      dbgprintf("Loading R300 microcode\n");

      for (i = 0; i < 256; i++)

      {

        OUTREG(RADEON_CP_ME_RAM_DATAH, R300_cp_microcode[i][1]);

        OUTREG(RADEON_CP_ME_RAM_DATAL, R300_cp_microcode[i][0]);

      }

      break;

/*

    case RHD_RV505:

    case RHD_RV515:

    case RHD_RV516:

    case RHD_R520:

    case RHD_RV530:

    case RHD_RV535:

    case RHD_RV550:

    case RHD_RV560:

    case RHD_RV570:

    case RHD_R580:

      dbgprintf("Loading R500 microcode\n");

      for (i = 0; i < 256; i++)

      {

        OUTREG(RADEON_CP_ME_RAM_DATAH, R520_cp_microcode[i][1]);

        OUTREG(RADEON_CP_ME_RAM_DATAL, R520_cp_microcode[i][0]);

      }

*/

  }

  safe_sti(ifl);

};

{

    u32_t base;

    int screensize;

    int screenpitch;

    screenpitch = GetScreenPitch();

    rhd.displayHeight = screensize & 0xFFFF;

    rhd.__ymin = 0;

    rhd.__xmax = rhd.displayWidth  - 1;

    rhd.__ymax = rhd.displayHeight - 1;

    clip.ymin = 0;

    clip.xmax = rhd.displayWidth  - 1;

    clip.ymax = rhd.displayHeight - 1;

    dbgprintf("height %d \n", rhd.displayHeight);

                       R5XX_GMC_CLR_CMP_CNTL_DIS | R5XX_GMC_DST_PITCH_OFFSET_CNTL;

    rhd.dst_pitch_offset = ((screenpitch / 64) << 22) | (rhd.fbLocation >> 10);

    scr_pixmap.height = rhd.displayHeight;

    scr_pixmap.format = PICT_a8r8g8b8;

    scr_pixmap.pitch  = screenpitch;

    scr_pixmap.local  = (void*)rhd.fbLocation;

    scr_pixmap.pitch_offset =  rhd.dst_pitch_offset;

    scr_pixmap.mapped = (void*)0;

    OUTREG (R5XX_WAIT_UNTIL, R5XX_WAIT_2D_IDLECLEAN | R5XX_WAIT_3D_IDLECLEAN);

    MASKREG(R5XX_DST_PIPE_CONFIG, R5XX_PIPE_AUTO_CONFIG, R5XX_PIPE_AUTO_CONFIG);

    MASKREG(R5XX_RB2D_DSTCACHE_MODE,

            R5XX_RB2D_DC_AUTOFLUSH_ENABLE | R5XX_RB2D_DC_DISABLE_IGNORE_PE,

            R5XX_RB2D_DC_AUTOFLUSH_ENABLE | R5XX_RB2D_DC_DISABLE_IGNORE_PE);

    R5xx2DSetup();

 //   dbgprintf("create cp ring buffer %x\n", rhd.ring_base);

 //   base = GetPgAddr(rhd.ring_base);

 //   dbgprintf("ring base %x\n", base);

 //   OUTREG(RADEON_CP_RB_WPTR,rhd.ring_rp);

 //   OUTREG(RADEON_SCRATCH_UMSK, 0);          // no scratch update

 //                             RADEON_ISYNC_ANY3D_IDLE2D |

 //                             RADEON_ISYNC_WAIT_IDLEGUI |

 //                             RADEON_ISYNC_CPSCRATCH_IDLEGUI);