Subversion Repositories Kolibri OS

#include 

#include 

#include "atom.h"

#include "ni_reg.h"

{

	static const int offsets[] = { EVERGREEN_CRTC0_REGISTER_OFFSET,

				       EVERGREEN_CRTC1_REGISTER_OFFSET,

				       EVERGREEN_CRTC2_REGISTER_OFFSET,

				       EVERGREEN_CRTC3_REGISTER_OFFSET,

				       EVERGREEN_CRTC4_REGISTER_OFFSET,

				       EVERGREEN_CRTC5_REGISTER_OFFSET,

				       0x13830 - 0x7030 };

}

				     struct radeon_encoder_mst *mst_enc,

				     enum radeon_hpd_id hpd, bool enable)

{

	struct drm_device *dev = primary->base.dev;

	struct radeon_device *rdev = dev->dev_private;

	uint32_t reg;

	int retries = 0;

	uint32_t temp;

	reg &= ~NI_DIG_FE_DIG_MODE(7);

	reg |= NI_DIG_FE_DIG_MODE(NI_DIG_MODE_DP_MST);

		reg |= NI_DIG_FE_SOURCE_SELECT(1 << mst_enc->fe);

	else

		reg &= ~NI_DIG_FE_SOURCE_SELECT(1 << mst_enc->fe);

	DRM_DEBUG_KMS("writing 0x%08x 0x%08x\n", NI_DIG_BE_CNTL + primary->offset, reg);

	WREG32(NI_DIG_BE_CNTL + primary->offset, reg);

		uint32_t offset = radeon_atom_set_enc_offset(mst_enc->fe);

			temp = RREG32(NI_DIG_FE_CNTL + offset);

		} while ((temp & NI_DIG_SYMCLK_FE_ON) && retries++ < 10000);

		if (retries == 10000)

			DRM_ERROR("timed out waiting for FE %d %d\n", primary->offset, mst_enc->fe);

	}

	return 0;

}

					   int stream_number,

					   int fe,

					   int slots)

{

	struct drm_device *dev = primary->base.dev;

	struct radeon_device *rdev = dev->dev_private;

	u32 temp, val;

	int retries  = 0;

	int satreg, satidx;

	satidx = stream_number & 1;

	WREG32(NI_DP_MSE_SAT0 + satreg + primary->offset, temp);

		unsigned value1, value2;

		udelay(10);

		temp = RREG32(NI_DP_MSE_SAT_UPDATE + primary->offset);

		value2 = temp & NI_DP_MSE_16_MTP_KEEPOUT;

			break;

	} while (retries++ < 50);

		DRM_ERROR("timed out waitin for SAT update %d\n", primary->offset);

	return 0;

}

					       struct radeon_encoder *primary)

{

	struct drm_device *dev = mst_conn->base.dev;

	struct stream_attribs new_attribs[6];

	int i;

	int idx = 0;

	struct radeon_connector *radeon_connector;

	struct drm_connector *connector;

	list_for_each_entry(connector, &dev->mode_config.connector_list, head) {

		struct radeon_encoder *subenc;

		struct radeon_encoder_mst *mst_enc;

		if (!radeon_connector->is_mst_connector)

			continue;

			continue;

		mst_enc = subenc->enc_priv;

			continue;

		new_attribs[idx].slots = drm_dp_mst_get_vcpi_slots(&mst_conn->mst_mgr, mst_enc->port);

		idx++;

	}

		if (new_attribs[i].fe != mst_conn->cur_stream_attribs[i].fe ||

		    new_attribs[i].slots != mst_conn->cur_stream_attribs[i].slots) {

			radeon_dp_mst_set_stream_attrib(primary, i, new_attribs[i].fe, new_attribs[i].slots);

			mst_conn->cur_stream_attribs[i].fe = new_attribs[i].fe;

			mst_conn->cur_stream_attribs[i].slots = new_attribs[i].slots;

		}

	}

		radeon_dp_mst_set_stream_attrib(primary, i, 0, 0);

		mst_conn->cur_stream_attribs[i].fe = 0;

		mst_conn->cur_stream_attribs[i].slots = 0;

	}

	mst_conn->enabled_attribs = idx;

	return 0;

}

{

	struct drm_device *dev = mst->base.dev;

	struct radeon_device *rdev = dev->dev_private;

	struct radeon_encoder_mst *mst_enc = mst->enc_priv;

	uint32_t val, temp;

	uint32_t offset = radeon_atom_set_enc_offset(mst_enc->fe);

	int retries = 0;

	uint32_t x = drm_fixp2int(avg_time_slots_per_mtp);

	uint32_t y = drm_fixp2int_ceil((avg_time_slots_per_mtp - x) << 26);

		temp = RREG32(NI_DP_MSE_RATE_UPDATE + offset);

		udelay(10);

	} while ((temp & 0x1) && (retries++ < 10000));

		DRM_ERROR("timed out wait for rate cntl %d\n", mst_enc->fe);

	return 0;

}

{

	struct radeon_connector *radeon_connector = to_radeon_connector(connector);

	struct radeon_connector *master = radeon_connector->mst_port;

	struct edid *edid;

	int ret = 0;

	radeon_connector->edid = edid;

	DRM_DEBUG_KMS("edid retrieved %p\n", edid);

	if (radeon_connector->edid) {

		drm_mode_connector_update_edid_property(&radeon_connector->base, radeon_connector->edid);

		ret = drm_add_edid_modes(&radeon_connector->base, radeon_connector->edid);

		drm_edid_to_eld(&radeon_connector->base, radeon_connector->edid);

		return ret;

	}

	drm_mode_connector_update_edid_property(&radeon_connector->base, NULL);

}

{

	return radeon_dp_mst_get_ddc_modes(connector);

}

radeon_dp_mst_mode_valid(struct drm_connector *connector,

			struct drm_display_mode *mode)

{

	/* TODO - validate mode against available PBN for link */

	if (mode->clock < 10000)

		return MODE_CLOCK_LOW;

		return MODE_H_ILLEGAL;

}

{

	struct radeon_connector *radeon_connector = to_radeon_connector(connector);

}

	.get_modes = radeon_dp_mst_get_modes,

	.mode_valid = radeon_dp_mst_mode_valid,

	.best_encoder = radeon_mst_best_encoder,

};

radeon_dp_mst_detect(struct drm_connector *connector, bool force)

{

	struct radeon_connector *radeon_connector = to_radeon_connector(connector);

	struct radeon_connector *master = radeon_connector->mst_port;

}

radeon_dp_mst_connector_destroy(struct drm_connector *connector)

{

	struct radeon_connector *radeon_connector = to_radeon_connector(connector);

	struct radeon_encoder *radeon_encoder = radeon_connector->mst_encoder;

	kfree(radeon_encoder);

	drm_connector_cleanup(connector);

	kfree(radeon_connector);

}

	.dpms = drm_helper_connector_dpms,

	.detect = radeon_dp_mst_detect,

	.fill_modes = drm_helper_probe_single_connector_modes,

	.destroy = radeon_dp_mst_connector_destroy,

};

							 struct drm_dp_mst_port *port,

							 const char *pathprop)

{

	struct radeon_connector *master = container_of(mgr, struct radeon_connector, mst_mgr);

	struct drm_device *dev = master->base.dev;

	struct radeon_connector *radeon_connector;

	struct drm_connector *connector;

	if (!radeon_connector)

		return NULL;

	connector = &radeon_connector->base;

	radeon_connector->port = port;

	radeon_connector->mst_port = master;

	DRM_DEBUG_KMS("\n");

	drm_connector_helper_add(connector, &radeon_dp_mst_connector_helper_funcs);

	radeon_connector->mst_encoder = radeon_dp_create_fake_mst_encoder(master);

	drm_object_attach_property(&connector->base, dev->mode_config.tile_property, 0);

	drm_mode_connector_set_path_property(connector, pathprop);

}

{

	struct drm_device *dev = connector->dev;

	struct radeon_device *rdev = dev->dev_private;

	radeon_fb_add_connector(rdev, connector);

	drm_modeset_unlock_all(dev);

}

					    struct drm_connector *connector)

{

	struct radeon_connector *master = container_of(mgr, struct radeon_connector, mst_mgr);

	struct drm_device *dev = master->base.dev;

	struct radeon_device *rdev = dev->dev_private;

	/* need to nuke the connector */

	drm_modeset_lock_all(dev);

	/* dpms off */

	radeon_fb_remove_connector(rdev, connector);

	drm_modeset_unlock_all(dev);

	DRM_DEBUG_KMS("\n");

}

{

	struct radeon_connector *master = container_of(mgr, struct radeon_connector, mst_mgr);

	struct drm_device *dev = master->base.dev;

}

	.add_connector = radeon_dp_add_mst_connector,

	.register_connector = radeon_dp_register_mst_connector,

	.destroy_connector = radeon_dp_destroy_mst_connector,

	.hotplug = radeon_dp_mst_hotplug,

};

{

	struct drm_device *dev = encoder->dev;

	struct drm_connector *connector;

		struct radeon_connector *radeon_connector = to_radeon_connector(connector);

		if (!connector->encoder)

			continue;

		if (!radeon_connector->is_mst_connector)

			continue;

		if (connector->encoder == encoder)

			return radeon_connector;

	}

	return NULL;

}

{

	struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);

	struct drm_device *dev = crtc->dev;

	struct radeon_device *rdev = dev->dev_private;

	struct radeon_encoder *radeon_encoder = to_radeon_encoder(radeon_crtc->encoder);

	struct radeon_encoder_mst *mst_enc = radeon_encoder->enc_priv;

	struct radeon_connector *radeon_connector = radeon_mst_find_connector(&radeon_encoder->base);

	int dp_clock;

	struct radeon_connector_atom_dig *dig_connector = mst_enc->connector->con_priv;

		radeon_connector->pixelclock_for_modeset = mode->clock;

		if (radeon_connector->base.display_info.bpc)

			radeon_crtc->bpc = radeon_connector->base.display_info.bpc;

		else

			radeon_crtc->bpc = 8;

	}

	dp_clock = dig_connector->dp_clock;

	radeon_crtc->ss_enabled =

		radeon_atombios_get_asic_ss_info(rdev, &radeon_crtc->ss,

						 ASIC_INTERNAL_SS_ON_DP,

						 dp_clock);

}

radeon_mst_encoder_dpms(struct drm_encoder *encoder, int mode)

{

	struct drm_device *dev = encoder->dev;

	struct radeon_device *rdev = dev->dev_private;

	struct radeon_encoder *radeon_encoder, *primary;

	struct radeon_encoder_mst *mst_enc;

	struct radeon_encoder_atom_dig *dig_enc;

	struct radeon_connector *radeon_connector;

	struct drm_crtc *crtc;

	struct radeon_crtc *radeon_crtc;

	int ret, slots;

	s64 fixed_pbn, fixed_pbn_per_slot, avg_time_slots_per_mtp;

	if (!ASIC_IS_DCE5(rdev)) {

		DRM_ERROR("got mst dpms on non-DCE5\n");

		return;

	}

	if (!radeon_connector)

		return;

	DRM_DEBUG_KMS("got connector %d\n", dig_enc->active_mst_links);

	case DRM_MODE_DPMS_ON:

		dig_enc->active_mst_links++;

			mst_enc->fe = dig_enc->dig_encoder;

			mst_enc->fe_from_be = true;

			atombios_set_mst_encoder_crtc_source(encoder, mst_enc->fe);

			atombios_dig_transmitter_setup2(&primary->base, ATOM_TRANSMITTER_ACTION_ENABLE,

							0, 0, dig_enc->dig_encoder);

			    dig_enc->active_mst_links == 1) {

				radeon_dp_link_train(&primary->base, &mst_enc->connector->base);

			}

			mst_enc->fe = radeon_atom_pick_dig_encoder(encoder, radeon_crtc->crtc_id);

			if (mst_enc->fe == -1)

				DRM_ERROR("failed to get frontend for dig encoder\n");

			mst_enc->fe_from_be = false;

			atombios_set_mst_encoder_crtc_source(encoder, mst_enc->fe);

		}

			      dig_enc->linkb, radeon_crtc->crtc_id);

					       radeon_connector->port,

					       mst_enc->pbn, &slots);

		ret = drm_dp_update_payload_part1(&radeon_connector->mst_port->mst_mgr);

					  radeon_connector->mst_port->hpd.hpd, true);

		radeon_dp_mst_update_stream_attribs(radeon_connector->mst_port, primary);

		fixed_pbn_per_slot = drm_int2fixp(radeon_connector->mst_port->mst_mgr.pbn_div);

		avg_time_slots_per_mtp = drm_fixp_div(fixed_pbn, fixed_pbn_per_slot);

		radeon_dp_mst_set_vcp_size(radeon_encoder, avg_time_slots_per_mtp);

					    mst_enc->fe);

		ret = drm_dp_check_act_status(&radeon_connector->mst_port->mst_mgr);

	case DRM_MODE_DPMS_STANDBY:

	case DRM_MODE_DPMS_SUSPEND:

	case DRM_MODE_DPMS_OFF:

		DRM_ERROR("DPMS OFF %d\n", dig_enc->active_mst_links);

			return;

		ret = drm_dp_update_payload_part1(&radeon_connector->mst_port->mst_mgr);

		/* and this can also fail */

		drm_dp_update_payload_part2(&radeon_connector->mst_port->mst_mgr);

		radeon_dp_mst_update_stream_attribs(radeon_connector->mst_port, primary);

					  radeon_connector->mst_port->hpd.hpd, false);

		atombios_dig_encoder_setup2(&primary->base, ATOM_ENCODER_CMD_DP_VIDEO_OFF, 0,

					    mst_enc->fe);

			radeon_atom_release_dig_encoder(rdev, mst_enc->fe);

		dig_enc->active_mst_links--;

		if (dig_enc->active_mst_links == 0) {

			/* drop link */

		}

	}

				   const struct drm_display_mode *mode,

				   struct drm_display_mode *adjusted_mode)

{

	struct radeon_encoder_mst *mst_enc;

	struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);

	struct radeon_connector_atom_dig *dig_connector;

	int bpp = 24;

	DRM_DEBUG_KMS("setting active device to %08x from %08x %08x for encoder %d\n",

		      mst_enc->primary->active_device, mst_enc->primary->devices,

		      mst_enc->connector->devices, mst_enc->primary->base.encoder_type);

	dig_connector = mst_enc->connector->con_priv;

	dig_connector->dp_lane_count = drm_dp_max_lane_count(dig_connector->dpcd);

	dig_connector->dp_clock = drm_dp_max_link_rate(dig_connector->dpcd);

	DRM_DEBUG_KMS("dig clock %p %d %d\n", dig_connector,

		      dig_connector->dp_lane_count, dig_connector->dp_clock);

	return true;

}

{

	struct radeon_connector *radeon_connector;

	struct radeon_encoder *radeon_encoder, *primary;

	struct radeon_encoder_mst *mst_enc;

	struct radeon_encoder_atom_dig *dig_enc;

	if (!radeon_connector) {

		DRM_DEBUG_KMS("failed to find connector %p\n", encoder);

		return;

	}

	radeon_encoder = to_radeon_encoder(encoder);

		dig_enc->dig_encoder = radeon_atom_pick_dig_encoder(&primary->base, -1);

		primary->offset = radeon_atom_set_enc_offset(dig_enc->dig_encoder);

		atombios_set_mst_encoder_crtc_source(encoder, dig_enc->dig_encoder);

	DRM_DEBUG_KMS("%d %d\n", dig_enc->dig_encoder, primary->offset);

}

radeon_mst_encoder_mode_set(struct drm_encoder *encoder,

			     struct drm_display_mode *mode,

			     struct drm_display_mode *adjusted_mode)

{

	DRM_DEBUG_KMS("\n");

}

{

	radeon_mst_encoder_dpms(encoder, DRM_MODE_DPMS_ON);

	DRM_DEBUG_KMS("\n");

}

	.dpms = radeon_mst_encoder_dpms,

	.mode_fixup = radeon_mst_mode_fixup,

	.prepare = radeon_mst_encoder_prepare,

	.mode_set = radeon_mst_encoder_mode_set,

	.commit = radeon_mst_encoder_commit,

};

{

	drm_encoder_cleanup(encoder);

	kfree(encoder);

}

	.destroy = radeon_dp_mst_encoder_destroy,

};

radeon_dp_create_fake_mst_encoder(struct radeon_connector *connector)

{

	struct drm_device *dev = connector->base.dev;

	struct radeon_device *rdev = dev->dev_private;

	struct radeon_encoder *radeon_encoder;

	struct radeon_encoder_mst *mst_enc;

	struct drm_encoder *encoder;

	const struct drm_connector_helper_funcs *connector_funcs = connector->base.helper_private;

	struct drm_encoder *enc_master = connector_funcs->best_encoder(&connector->base);

	radeon_encoder = kzalloc(sizeof(*radeon_encoder), GFP_KERNEL);

	if (!radeon_encoder)

		return NULL;

	if (!radeon_encoder->enc_priv) {

		kfree(radeon_encoder);

		return NULL;

	}

	encoder = &radeon_encoder->base;

	switch (rdev->num_crtc) {

	case 1:

		encoder->possible_crtcs = 0x1;

		break;

	case 2:

	default:

		encoder->possible_crtcs = 0x3;

		break;

	case 4:

		encoder->possible_crtcs = 0xf;

		break;

	case 6:

		encoder->possible_crtcs = 0x3f;

		break;

	}

			 DRM_MODE_ENCODER_DPMST, NULL);

	drm_encoder_helper_add(encoder, &radeon_mst_helper_funcs);

	mst_enc->connector = connector;

	mst_enc->primary = to_radeon_encoder(enc_master);

	radeon_encoder->is_mst_encoder = true;

	return radeon_encoder;

}

radeon_dp_mst_init(struct radeon_connector *radeon_connector)

{

	struct drm_device *dev = radeon_connector->base.dev;

		return 0;

	return drm_dp_mst_topology_mgr_init(&radeon_connector->mst_mgr, dev->dev,

					    &radeon_connector->ddc_bus->aux, 16, 6,

					    radeon_connector->base.base.id);

}

radeon_dp_mst_probe(struct radeon_connector *radeon_connector)

{

	struct radeon_connector_atom_dig *dig_connector = radeon_connector->con_priv;

	struct drm_device *dev = radeon_connector->base.dev;

	struct radeon_device *rdev = dev->dev_private;

	int ret;

	u8 msg[1];

		return 0;

		return 0;

		return 0;

			       1);

	if (ret) {

		if (msg[0] & DP_MST_CAP) {

			DRM_DEBUG_KMS("Sink is MST capable\n");

			dig_connector->is_mst = true;

		} else {

			DRM_DEBUG_KMS("Sink is not MST capable\n");

			dig_connector->is_mst = false;

		}

	drm_dp_mst_topology_mgr_set_mst(&radeon_connector->mst_mgr,

					dig_connector->is_mst);

	return dig_connector->is_mst;

}

radeon_dp_mst_check_status(struct radeon_connector *radeon_connector)

{

	struct radeon_connector_atom_dig *dig_connector = radeon_connector->con_priv;

	int retry;

		u8 esi[16] = { 0 };

		int dret;

		int ret = 0;

		bool handled;

				       DP_SINK_COUNT_ESI, esi, 8);

go_again:

		if (dret == 8) {

			DRM_DEBUG_KMS("got esi %02x %02x %02x\n", esi[0], esi[1], esi[2]);

			ret = drm_dp_mst_hpd_irq(&radeon_connector->mst_mgr, esi, &handled);

				for (retry = 0; retry < 3; retry++) {

					int wret;

					wret = drm_dp_dpcd_write(&radeon_connector->ddc_bus->aux,

								 DP_SINK_COUNT_ESI + 1, &esi[1], 3);

					if (wret == 3)

						break;

				}

							DP_SINK_COUNT_ESI, esi, 8);

				if (dret == 8) {

					DRM_DEBUG_KMS("got esi2 %02x %02x %02x\n", esi[0], esi[1], esi[2]);

					goto go_again;

				}

			} else

				ret = 0;

		} else {

			DRM_DEBUG_KMS("failed to get ESI - device may have failed %d\n", ret);

			dig_connector->is_mst = false;

			drm_dp_mst_topology_mgr_set_mst(&radeon_connector->mst_mgr,

							dig_connector->is_mst);

			/* send a hotplug event */

		}

	}

	return -EINVAL;

}

{

	struct drm_info_node *node = (struct drm_info_node *)m->private;

	struct drm_device *dev = node->minor->dev;

	struct drm_connector *connector;

	struct radeon_connector *radeon_connector;

	struct radeon_connector_atom_dig *dig_connector;

	int i;

	list_for_each_entry(connector, &dev->mode_config.connector_list, head) {

		if (connector->connector_type != DRM_MODE_CONNECTOR_DisplayPort)

			continue;

		dig_connector = radeon_connector->con_priv;

		if (radeon_connector->is_mst_connector)

			continue;

		if (!dig_connector->is_mst)

			continue;

		drm_dp_mst_dump_topology(m, &radeon_connector->mst_mgr);

			seq_printf(m, "attrib %d: %d %d\n", i,

				   radeon_connector->cur_stream_attribs[i].fe,

				   radeon_connector->cur_stream_attribs[i].slots);

	}

	drm_modeset_unlock_all(dev);

	return 0;

}

	{"radeon_mst_info", &radeon_debugfs_mst_info, 0, NULL},

};

#endif

{

#if defined(CONFIG_DEBUG_FS)

	return radeon_debugfs_add_files(rdev, radeon_debugfs_mst_list, 1);

#endif

	return 0;

}