Rev 1963 | Rev 2005 | Go to most recent revision | Details | Compare with Previous | Last modification | View Log | RSS feed
Rev | Author | Line No. | Line |
---|---|---|---|
1117 | serge | 1 | /* |
2 | * Copyright 2008 Advanced Micro Devices, Inc. |
||
3 | * Copyright 2008 Red Hat Inc. |
||
4 | * Copyright 2009 Jerome Glisse. |
||
5 | * |
||
6 | * Permission is hereby granted, free of charge, to any person obtaining a |
||
7 | * copy of this software and associated documentation files (the "Software"), |
||
8 | * to deal in the Software without restriction, including without limitation |
||
9 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, |
||
10 | * and/or sell copies of the Software, and to permit persons to whom the |
||
11 | * Software is furnished to do so, subject to the following conditions: |
||
12 | * |
||
13 | * The above copyright notice and this permission notice shall be included in |
||
14 | * all copies or substantial portions of the Software. |
||
15 | * |
||
16 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR |
||
17 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, |
||
18 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL |
||
19 | * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR |
||
20 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, |
||
21 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR |
||
22 | * OTHER DEALINGS IN THE SOFTWARE. |
||
23 | * |
||
24 | * Authors: Dave Airlie |
||
25 | * Alex Deucher |
||
26 | * Jerome Glisse |
||
27 | */ |
||
1123 | serge | 28 | #include "drmP.h" |
1117 | serge | 29 | #include "radeon_reg.h" |
30 | #include "radeon.h" |
||
31 | #include "atom.h" |
||
32 | |||
1963 | serge | 33 | //#include |
34 | #include |
||
1117 | serge | 35 | /* |
36 | * BIOS. |
||
37 | */ |
||
1233 | serge | 38 | |
39 | /* If you boot an IGP board with a discrete card as the primary, |
||
40 | * the IGP rom is not accessible via the rom bar as the IGP rom is |
||
41 | * part of the system bios. On boot, the system bios puts a |
||
42 | * copy of the igp rom at the start of vram if a discrete card is |
||
43 | * present. |
||
44 | */ |
||
45 | static bool igp_read_bios_from_vram(struct radeon_device *rdev) |
||
46 | { |
||
47 | uint8_t __iomem *bios; |
||
48 | resource_size_t vram_base; |
||
49 | resource_size_t size = 256 * 1024; /* ??? */ |
||
50 | |||
1963 | serge | 51 | if (!(rdev->flags & RADEON_IS_IGP)) |
52 | if (!radeon_card_posted(rdev)) |
||
53 | return false; |
||
54 | |||
1233 | serge | 55 | rdev->bios = NULL; |
1963 | serge | 56 | vram_base = pci_resource_start(rdev->pdev, 0); |
1233 | serge | 57 | bios = ioremap(vram_base, size); |
58 | if (!bios) { |
||
59 | return false; |
||
60 | } |
||
61 | |||
62 | if (size == 0 || bios[0] != 0x55 || bios[1] != 0xaa) { |
||
63 | iounmap(bios); |
||
64 | return false; |
||
65 | } |
||
66 | rdev->bios = kmalloc(size, GFP_KERNEL); |
||
67 | if (rdev->bios == NULL) { |
||
68 | iounmap(bios); |
||
69 | return false; |
||
70 | } |
||
71 | memcpy(rdev->bios, bios, size); |
||
72 | iounmap(bios); |
||
73 | return true; |
||
74 | } |
||
75 | |||
1117 | serge | 76 | static bool radeon_read_bios(struct radeon_device *rdev) |
77 | { |
||
1179 | serge | 78 | uint8_t __iomem *bios; |
1117 | serge | 79 | size_t size; |
80 | |||
81 | rdev->bios = NULL; |
||
1221 | serge | 82 | /* XXX: some cards may return 0 for rom size? ddx has a workaround */ |
83 | bios = pci_map_rom(rdev->pdev, &size); |
||
1117 | serge | 84 | if (!bios) { |
85 | return false; |
||
86 | } |
||
87 | |||
88 | if (size == 0 || bios[0] != 0x55 || bios[1] != 0xaa) { |
||
89 | // pci_unmap_rom(rdev->pdev, bios); |
||
90 | return false; |
||
91 | } |
||
1179 | serge | 92 | rdev->bios = kmalloc(size, GFP_KERNEL); |
1117 | serge | 93 | if (rdev->bios == NULL) { |
1268 | serge | 94 | // pci_unmap_rom(rdev->pdev, bios); |
1117 | serge | 95 | return false; |
96 | } |
||
97 | memcpy(rdev->bios, bios, size); |
||
1268 | serge | 98 | // pci_unmap_rom(rdev->pdev, bios); |
1117 | serge | 99 | return true; |
100 | } |
||
101 | |||
1430 | serge | 102 | /* ATRM is used to get the BIOS on the discrete cards in |
103 | * dual-gpu systems. |
||
104 | */ |
||
105 | static bool radeon_atrm_get_bios(struct radeon_device *rdev) |
||
106 | { |
||
107 | int ret; |
||
2004 | serge | 108 | int size = 256 * 1024; |
1430 | serge | 109 | int i; |
110 | |||
111 | if (!radeon_atrm_supported(rdev->pdev)) |
||
112 | return false; |
||
113 | |||
114 | rdev->bios = kmalloc(size, GFP_KERNEL); |
||
115 | if (!rdev->bios) { |
||
116 | DRM_ERROR("Unable to allocate bios\n"); |
||
117 | return false; |
||
118 | } |
||
119 | |||
120 | for (i = 0; i < size / ATRM_BIOS_PAGE; i++) { |
||
121 | ret = radeon_atrm_get_bios_chunk(rdev->bios, |
||
122 | (i * ATRM_BIOS_PAGE), |
||
123 | ATRM_BIOS_PAGE); |
||
124 | if (ret <= 0) |
||
125 | break; |
||
126 | } |
||
127 | |||
128 | if (i == 0 || rdev->bios[0] != 0x55 || rdev->bios[1] != 0xaa) { |
||
129 | kfree(rdev->bios); |
||
130 | return false; |
||
131 | } |
||
132 | return true; |
||
133 | } |
||
1963 | serge | 134 | |
135 | static bool ni_read_disabled_bios(struct radeon_device *rdev) |
||
136 | { |
||
137 | u32 bus_cntl; |
||
138 | u32 d1vga_control; |
||
139 | u32 d2vga_control; |
||
140 | u32 vga_render_control; |
||
141 | u32 rom_cntl; |
||
142 | bool r; |
||
143 | |||
144 | bus_cntl = RREG32(R600_BUS_CNTL); |
||
145 | d1vga_control = RREG32(AVIVO_D1VGA_CONTROL); |
||
146 | d2vga_control = RREG32(AVIVO_D2VGA_CONTROL); |
||
147 | vga_render_control = RREG32(AVIVO_VGA_RENDER_CONTROL); |
||
148 | rom_cntl = RREG32(R600_ROM_CNTL); |
||
149 | |||
150 | /* enable the rom */ |
||
151 | WREG32(R600_BUS_CNTL, (bus_cntl & ~R600_BIOS_ROM_DIS)); |
||
152 | /* Disable VGA mode */ |
||
153 | WREG32(AVIVO_D1VGA_CONTROL, |
||
154 | (d1vga_control & ~(AVIVO_DVGA_CONTROL_MODE_ENABLE | |
||
155 | AVIVO_DVGA_CONTROL_TIMING_SELECT))); |
||
156 | WREG32(AVIVO_D2VGA_CONTROL, |
||
157 | (d2vga_control & ~(AVIVO_DVGA_CONTROL_MODE_ENABLE | |
||
158 | AVIVO_DVGA_CONTROL_TIMING_SELECT))); |
||
159 | WREG32(AVIVO_VGA_RENDER_CONTROL, |
||
160 | (vga_render_control & ~AVIVO_VGA_VSTATUS_CNTL_MASK)); |
||
161 | WREG32(R600_ROM_CNTL, rom_cntl | R600_SCK_OVERWRITE); |
||
162 | |||
163 | r = radeon_read_bios(rdev); |
||
164 | |||
165 | /* restore regs */ |
||
166 | WREG32(R600_BUS_CNTL, bus_cntl); |
||
167 | WREG32(AVIVO_D1VGA_CONTROL, d1vga_control); |
||
168 | WREG32(AVIVO_D2VGA_CONTROL, d2vga_control); |
||
169 | WREG32(AVIVO_VGA_RENDER_CONTROL, vga_render_control); |
||
170 | WREG32(R600_ROM_CNTL, rom_cntl); |
||
171 | return r; |
||
172 | } |
||
173 | |||
1117 | serge | 174 | static bool r700_read_disabled_bios(struct radeon_device *rdev) |
175 | { |
||
176 | uint32_t viph_control; |
||
177 | uint32_t bus_cntl; |
||
178 | uint32_t d1vga_control; |
||
179 | uint32_t d2vga_control; |
||
180 | uint32_t vga_render_control; |
||
181 | uint32_t rom_cntl; |
||
182 | uint32_t cg_spll_func_cntl = 0; |
||
183 | uint32_t cg_spll_status; |
||
184 | bool r; |
||
185 | |||
186 | viph_control = RREG32(RADEON_VIPH_CONTROL); |
||
1963 | serge | 187 | bus_cntl = RREG32(R600_BUS_CNTL); |
1117 | serge | 188 | d1vga_control = RREG32(AVIVO_D1VGA_CONTROL); |
189 | d2vga_control = RREG32(AVIVO_D2VGA_CONTROL); |
||
190 | vga_render_control = RREG32(AVIVO_VGA_RENDER_CONTROL); |
||
191 | rom_cntl = RREG32(R600_ROM_CNTL); |
||
192 | |||
193 | /* disable VIP */ |
||
194 | WREG32(RADEON_VIPH_CONTROL, (viph_control & ~RADEON_VIPH_EN)); |
||
195 | /* enable the rom */ |
||
1963 | serge | 196 | WREG32(R600_BUS_CNTL, (bus_cntl & ~R600_BIOS_ROM_DIS)); |
1117 | serge | 197 | /* Disable VGA mode */ |
198 | WREG32(AVIVO_D1VGA_CONTROL, |
||
199 | (d1vga_control & ~(AVIVO_DVGA_CONTROL_MODE_ENABLE | |
||
200 | AVIVO_DVGA_CONTROL_TIMING_SELECT))); |
||
201 | WREG32(AVIVO_D2VGA_CONTROL, |
||
202 | (d2vga_control & ~(AVIVO_DVGA_CONTROL_MODE_ENABLE | |
||
203 | AVIVO_DVGA_CONTROL_TIMING_SELECT))); |
||
204 | WREG32(AVIVO_VGA_RENDER_CONTROL, |
||
205 | (vga_render_control & ~AVIVO_VGA_VSTATUS_CNTL_MASK)); |
||
206 | |||
207 | if (rdev->family == CHIP_RV730) { |
||
208 | cg_spll_func_cntl = RREG32(R600_CG_SPLL_FUNC_CNTL); |
||
209 | |||
210 | /* enable bypass mode */ |
||
211 | WREG32(R600_CG_SPLL_FUNC_CNTL, (cg_spll_func_cntl | |
||
212 | R600_SPLL_BYPASS_EN)); |
||
213 | |||
214 | /* wait for SPLL_CHG_STATUS to change to 1 */ |
||
215 | cg_spll_status = 0; |
||
216 | while (!(cg_spll_status & R600_SPLL_CHG_STATUS)) |
||
217 | cg_spll_status = RREG32(R600_CG_SPLL_STATUS); |
||
218 | |||
219 | WREG32(R600_ROM_CNTL, (rom_cntl & ~R600_SCK_OVERWRITE)); |
||
220 | } else |
||
221 | WREG32(R600_ROM_CNTL, (rom_cntl | R600_SCK_OVERWRITE)); |
||
222 | |||
223 | r = radeon_read_bios(rdev); |
||
224 | |||
225 | /* restore regs */ |
||
226 | if (rdev->family == CHIP_RV730) { |
||
227 | WREG32(R600_CG_SPLL_FUNC_CNTL, cg_spll_func_cntl); |
||
228 | |||
229 | /* wait for SPLL_CHG_STATUS to change to 1 */ |
||
230 | cg_spll_status = 0; |
||
231 | while (!(cg_spll_status & R600_SPLL_CHG_STATUS)) |
||
232 | cg_spll_status = RREG32(R600_CG_SPLL_STATUS); |
||
233 | } |
||
234 | WREG32(RADEON_VIPH_CONTROL, viph_control); |
||
1963 | serge | 235 | WREG32(R600_BUS_CNTL, bus_cntl); |
1117 | serge | 236 | WREG32(AVIVO_D1VGA_CONTROL, d1vga_control); |
237 | WREG32(AVIVO_D2VGA_CONTROL, d2vga_control); |
||
238 | WREG32(AVIVO_VGA_RENDER_CONTROL, vga_render_control); |
||
239 | WREG32(R600_ROM_CNTL, rom_cntl); |
||
240 | return r; |
||
241 | } |
||
242 | |||
243 | static bool r600_read_disabled_bios(struct radeon_device *rdev) |
||
244 | { |
||
245 | uint32_t viph_control; |
||
246 | uint32_t bus_cntl; |
||
247 | uint32_t d1vga_control; |
||
248 | uint32_t d2vga_control; |
||
249 | uint32_t vga_render_control; |
||
250 | uint32_t rom_cntl; |
||
251 | uint32_t general_pwrmgt; |
||
252 | uint32_t low_vid_lower_gpio_cntl; |
||
253 | uint32_t medium_vid_lower_gpio_cntl; |
||
254 | uint32_t high_vid_lower_gpio_cntl; |
||
255 | uint32_t ctxsw_vid_lower_gpio_cntl; |
||
256 | uint32_t lower_gpio_enable; |
||
257 | bool r; |
||
258 | |||
259 | viph_control = RREG32(RADEON_VIPH_CONTROL); |
||
1963 | serge | 260 | bus_cntl = RREG32(R600_BUS_CNTL); |
1117 | serge | 261 | d1vga_control = RREG32(AVIVO_D1VGA_CONTROL); |
262 | d2vga_control = RREG32(AVIVO_D2VGA_CONTROL); |
||
263 | vga_render_control = RREG32(AVIVO_VGA_RENDER_CONTROL); |
||
264 | rom_cntl = RREG32(R600_ROM_CNTL); |
||
265 | general_pwrmgt = RREG32(R600_GENERAL_PWRMGT); |
||
266 | low_vid_lower_gpio_cntl = RREG32(R600_LOW_VID_LOWER_GPIO_CNTL); |
||
267 | medium_vid_lower_gpio_cntl = RREG32(R600_MEDIUM_VID_LOWER_GPIO_CNTL); |
||
268 | high_vid_lower_gpio_cntl = RREG32(R600_HIGH_VID_LOWER_GPIO_CNTL); |
||
269 | ctxsw_vid_lower_gpio_cntl = RREG32(R600_CTXSW_VID_LOWER_GPIO_CNTL); |
||
270 | lower_gpio_enable = RREG32(R600_LOWER_GPIO_ENABLE); |
||
271 | |||
272 | /* disable VIP */ |
||
273 | WREG32(RADEON_VIPH_CONTROL, (viph_control & ~RADEON_VIPH_EN)); |
||
274 | /* enable the rom */ |
||
1963 | serge | 275 | WREG32(R600_BUS_CNTL, (bus_cntl & ~R600_BIOS_ROM_DIS)); |
1117 | serge | 276 | /* Disable VGA mode */ |
277 | WREG32(AVIVO_D1VGA_CONTROL, |
||
278 | (d1vga_control & ~(AVIVO_DVGA_CONTROL_MODE_ENABLE | |
||
279 | AVIVO_DVGA_CONTROL_TIMING_SELECT))); |
||
280 | WREG32(AVIVO_D2VGA_CONTROL, |
||
281 | (d2vga_control & ~(AVIVO_DVGA_CONTROL_MODE_ENABLE | |
||
282 | AVIVO_DVGA_CONTROL_TIMING_SELECT))); |
||
283 | WREG32(AVIVO_VGA_RENDER_CONTROL, |
||
284 | (vga_render_control & ~AVIVO_VGA_VSTATUS_CNTL_MASK)); |
||
285 | |||
286 | WREG32(R600_ROM_CNTL, |
||
287 | ((rom_cntl & ~R600_SCK_PRESCALE_CRYSTAL_CLK_MASK) | |
||
288 | (1 << R600_SCK_PRESCALE_CRYSTAL_CLK_SHIFT) | |
||
289 | R600_SCK_OVERWRITE)); |
||
290 | |||
291 | WREG32(R600_GENERAL_PWRMGT, (general_pwrmgt & ~R600_OPEN_DRAIN_PADS)); |
||
292 | WREG32(R600_LOW_VID_LOWER_GPIO_CNTL, |
||
293 | (low_vid_lower_gpio_cntl & ~0x400)); |
||
294 | WREG32(R600_MEDIUM_VID_LOWER_GPIO_CNTL, |
||
295 | (medium_vid_lower_gpio_cntl & ~0x400)); |
||
296 | WREG32(R600_HIGH_VID_LOWER_GPIO_CNTL, |
||
297 | (high_vid_lower_gpio_cntl & ~0x400)); |
||
298 | WREG32(R600_CTXSW_VID_LOWER_GPIO_CNTL, |
||
299 | (ctxsw_vid_lower_gpio_cntl & ~0x400)); |
||
300 | WREG32(R600_LOWER_GPIO_ENABLE, (lower_gpio_enable | 0x400)); |
||
301 | |||
302 | r = radeon_read_bios(rdev); |
||
303 | |||
304 | /* restore regs */ |
||
305 | WREG32(RADEON_VIPH_CONTROL, viph_control); |
||
1963 | serge | 306 | WREG32(R600_BUS_CNTL, bus_cntl); |
1117 | serge | 307 | WREG32(AVIVO_D1VGA_CONTROL, d1vga_control); |
308 | WREG32(AVIVO_D2VGA_CONTROL, d2vga_control); |
||
309 | WREG32(AVIVO_VGA_RENDER_CONTROL, vga_render_control); |
||
310 | WREG32(R600_ROM_CNTL, rom_cntl); |
||
311 | WREG32(R600_GENERAL_PWRMGT, general_pwrmgt); |
||
312 | WREG32(R600_LOW_VID_LOWER_GPIO_CNTL, low_vid_lower_gpio_cntl); |
||
313 | WREG32(R600_MEDIUM_VID_LOWER_GPIO_CNTL, medium_vid_lower_gpio_cntl); |
||
314 | WREG32(R600_HIGH_VID_LOWER_GPIO_CNTL, high_vid_lower_gpio_cntl); |
||
315 | WREG32(R600_CTXSW_VID_LOWER_GPIO_CNTL, ctxsw_vid_lower_gpio_cntl); |
||
316 | WREG32(R600_LOWER_GPIO_ENABLE, lower_gpio_enable); |
||
317 | return r; |
||
318 | } |
||
319 | |||
320 | static bool avivo_read_disabled_bios(struct radeon_device *rdev) |
||
321 | { |
||
322 | uint32_t seprom_cntl1; |
||
323 | uint32_t viph_control; |
||
324 | uint32_t bus_cntl; |
||
325 | uint32_t d1vga_control; |
||
326 | uint32_t d2vga_control; |
||
327 | uint32_t vga_render_control; |
||
328 | uint32_t gpiopad_a; |
||
329 | uint32_t gpiopad_en; |
||
330 | uint32_t gpiopad_mask; |
||
331 | bool r; |
||
332 | |||
333 | seprom_cntl1 = RREG32(RADEON_SEPROM_CNTL1); |
||
334 | viph_control = RREG32(RADEON_VIPH_CONTROL); |
||
335 | bus_cntl = RREG32(RADEON_BUS_CNTL); |
||
336 | d1vga_control = RREG32(AVIVO_D1VGA_CONTROL); |
||
337 | d2vga_control = RREG32(AVIVO_D2VGA_CONTROL); |
||
338 | vga_render_control = RREG32(AVIVO_VGA_RENDER_CONTROL); |
||
339 | gpiopad_a = RREG32(RADEON_GPIOPAD_A); |
||
340 | gpiopad_en = RREG32(RADEON_GPIOPAD_EN); |
||
341 | gpiopad_mask = RREG32(RADEON_GPIOPAD_MASK); |
||
342 | |||
343 | WREG32(RADEON_SEPROM_CNTL1, |
||
344 | ((seprom_cntl1 & ~RADEON_SCK_PRESCALE_MASK) | |
||
345 | (0xc << RADEON_SCK_PRESCALE_SHIFT))); |
||
346 | WREG32(RADEON_GPIOPAD_A, 0); |
||
347 | WREG32(RADEON_GPIOPAD_EN, 0); |
||
348 | WREG32(RADEON_GPIOPAD_MASK, 0); |
||
349 | |||
350 | /* disable VIP */ |
||
351 | WREG32(RADEON_VIPH_CONTROL, (viph_control & ~RADEON_VIPH_EN)); |
||
352 | |||
353 | /* enable the rom */ |
||
354 | WREG32(RADEON_BUS_CNTL, (bus_cntl & ~RADEON_BUS_BIOS_DIS_ROM)); |
||
355 | |||
356 | /* Disable VGA mode */ |
||
357 | WREG32(AVIVO_D1VGA_CONTROL, |
||
358 | (d1vga_control & ~(AVIVO_DVGA_CONTROL_MODE_ENABLE | |
||
359 | AVIVO_DVGA_CONTROL_TIMING_SELECT))); |
||
360 | WREG32(AVIVO_D2VGA_CONTROL, |
||
361 | (d2vga_control & ~(AVIVO_DVGA_CONTROL_MODE_ENABLE | |
||
362 | AVIVO_DVGA_CONTROL_TIMING_SELECT))); |
||
363 | WREG32(AVIVO_VGA_RENDER_CONTROL, |
||
364 | (vga_render_control & ~AVIVO_VGA_VSTATUS_CNTL_MASK)); |
||
365 | |||
366 | r = radeon_read_bios(rdev); |
||
367 | |||
368 | /* restore regs */ |
||
369 | WREG32(RADEON_SEPROM_CNTL1, seprom_cntl1); |
||
370 | WREG32(RADEON_VIPH_CONTROL, viph_control); |
||
371 | WREG32(RADEON_BUS_CNTL, bus_cntl); |
||
372 | WREG32(AVIVO_D1VGA_CONTROL, d1vga_control); |
||
373 | WREG32(AVIVO_D2VGA_CONTROL, d2vga_control); |
||
374 | WREG32(AVIVO_VGA_RENDER_CONTROL, vga_render_control); |
||
375 | WREG32(RADEON_GPIOPAD_A, gpiopad_a); |
||
376 | WREG32(RADEON_GPIOPAD_EN, gpiopad_en); |
||
377 | WREG32(RADEON_GPIOPAD_MASK, gpiopad_mask); |
||
378 | return r; |
||
379 | } |
||
380 | |||
381 | static bool legacy_read_disabled_bios(struct radeon_device *rdev) |
||
382 | { |
||
383 | uint32_t seprom_cntl1; |
||
384 | uint32_t viph_control; |
||
385 | uint32_t bus_cntl; |
||
386 | uint32_t crtc_gen_cntl; |
||
387 | uint32_t crtc2_gen_cntl; |
||
388 | uint32_t crtc_ext_cntl; |
||
389 | uint32_t fp2_gen_cntl; |
||
390 | bool r; |
||
391 | |||
392 | seprom_cntl1 = RREG32(RADEON_SEPROM_CNTL1); |
||
393 | viph_control = RREG32(RADEON_VIPH_CONTROL); |
||
394 | bus_cntl = RREG32(RADEON_BUS_CNTL); |
||
395 | crtc_gen_cntl = RREG32(RADEON_CRTC_GEN_CNTL); |
||
396 | crtc2_gen_cntl = 0; |
||
397 | crtc_ext_cntl = RREG32(RADEON_CRTC_EXT_CNTL); |
||
398 | fp2_gen_cntl = 0; |
||
399 | |||
400 | if (rdev->ddev->pci_device == PCI_DEVICE_ID_ATI_RADEON_QY) { |
||
401 | fp2_gen_cntl = RREG32(RADEON_FP2_GEN_CNTL); |
||
402 | } |
||
403 | |||
404 | if (!(rdev->flags & RADEON_SINGLE_CRTC)) { |
||
405 | crtc2_gen_cntl = RREG32(RADEON_CRTC2_GEN_CNTL); |
||
406 | } |
||
407 | |||
408 | WREG32(RADEON_SEPROM_CNTL1, |
||
409 | ((seprom_cntl1 & ~RADEON_SCK_PRESCALE_MASK) | |
||
410 | (0xc << RADEON_SCK_PRESCALE_SHIFT))); |
||
411 | |||
412 | /* disable VIP */ |
||
413 | WREG32(RADEON_VIPH_CONTROL, (viph_control & ~RADEON_VIPH_EN)); |
||
414 | |||
415 | /* enable the rom */ |
||
416 | WREG32(RADEON_BUS_CNTL, (bus_cntl & ~RADEON_BUS_BIOS_DIS_ROM)); |
||
417 | |||
418 | /* Turn off mem requests and CRTC for both controllers */ |
||
419 | WREG32(RADEON_CRTC_GEN_CNTL, |
||
420 | ((crtc_gen_cntl & ~RADEON_CRTC_EN) | |
||
421 | (RADEON_CRTC_DISP_REQ_EN_B | |
||
422 | RADEON_CRTC_EXT_DISP_EN))); |
||
423 | if (!(rdev->flags & RADEON_SINGLE_CRTC)) { |
||
424 | WREG32(RADEON_CRTC2_GEN_CNTL, |
||
425 | ((crtc2_gen_cntl & ~RADEON_CRTC2_EN) | |
||
426 | RADEON_CRTC2_DISP_REQ_EN_B)); |
||
427 | } |
||
428 | /* Turn off CRTC */ |
||
429 | WREG32(RADEON_CRTC_EXT_CNTL, |
||
430 | ((crtc_ext_cntl & ~RADEON_CRTC_CRT_ON) | |
||
431 | (RADEON_CRTC_SYNC_TRISTAT | |
||
432 | RADEON_CRTC_DISPLAY_DIS))); |
||
433 | |||
434 | if (rdev->ddev->pci_device == PCI_DEVICE_ID_ATI_RADEON_QY) { |
||
435 | WREG32(RADEON_FP2_GEN_CNTL, (fp2_gen_cntl & ~RADEON_FP2_ON)); |
||
436 | } |
||
437 | |||
438 | r = radeon_read_bios(rdev); |
||
439 | |||
440 | /* restore regs */ |
||
441 | WREG32(RADEON_SEPROM_CNTL1, seprom_cntl1); |
||
442 | WREG32(RADEON_VIPH_CONTROL, viph_control); |
||
443 | WREG32(RADEON_BUS_CNTL, bus_cntl); |
||
444 | WREG32(RADEON_CRTC_GEN_CNTL, crtc_gen_cntl); |
||
445 | if (!(rdev->flags & RADEON_SINGLE_CRTC)) { |
||
446 | WREG32(RADEON_CRTC2_GEN_CNTL, crtc2_gen_cntl); |
||
447 | } |
||
448 | WREG32(RADEON_CRTC_EXT_CNTL, crtc_ext_cntl); |
||
449 | if (rdev->ddev->pci_device == PCI_DEVICE_ID_ATI_RADEON_QY) { |
||
450 | WREG32(RADEON_FP2_GEN_CNTL, fp2_gen_cntl); |
||
451 | } |
||
452 | return r; |
||
453 | } |
||
454 | |||
455 | static bool radeon_read_disabled_bios(struct radeon_device *rdev) |
||
456 | { |
||
1233 | serge | 457 | if (rdev->flags & RADEON_IS_IGP) |
458 | return igp_read_bios_from_vram(rdev); |
||
1963 | serge | 459 | else if (rdev->family >= CHIP_BARTS) |
460 | return ni_read_disabled_bios(rdev); |
||
1233 | serge | 461 | else if (rdev->family >= CHIP_RV770) |
1117 | serge | 462 | return r700_read_disabled_bios(rdev); |
463 | else if (rdev->family >= CHIP_R600) |
||
464 | return r600_read_disabled_bios(rdev); |
||
465 | else if (rdev->family >= CHIP_RS600) |
||
466 | return avivo_read_disabled_bios(rdev); |
||
467 | else |
||
468 | return legacy_read_disabled_bios(rdev); |
||
469 | } |
||
470 | |||
1430 | serge | 471 | |
1117 | serge | 472 | bool radeon_get_bios(struct radeon_device *rdev) |
473 | { |
||
474 | bool r; |
||
475 | uint16_t tmp; |
||
476 | |||
1430 | serge | 477 | r = radeon_atrm_get_bios(rdev); |
478 | if (r == false) |
||
1233 | serge | 479 | r = igp_read_bios_from_vram(rdev); |
480 | if (r == false) |
||
481 | r = radeon_read_bios(rdev); |
||
1129 | serge | 482 | if (r == false) { |
483 | r = radeon_read_disabled_bios(rdev); |
||
484 | } |
||
1117 | serge | 485 | if (r == false || rdev->bios == NULL) { |
486 | DRM_ERROR("Unable to locate a BIOS ROM\n"); |
||
487 | rdev->bios = NULL; |
||
488 | return false; |
||
489 | } |
||
490 | if (rdev->bios[0] != 0x55 || rdev->bios[1] != 0xaa) { |
||
1430 | serge | 491 | printk("BIOS signature incorrect %x %x\n", rdev->bios[0], rdev->bios[1]); |
1117 | serge | 492 | goto free_bios; |
493 | } |
||
494 | |||
1430 | serge | 495 | tmp = RBIOS16(0x18); |
496 | if (RBIOS8(tmp + 0x14) != 0x0) { |
||
497 | DRM_INFO("Not an x86 BIOS ROM, not using.\n"); |
||
498 | goto free_bios; |
||
499 | } |
||
500 | |||
1117 | serge | 501 | rdev->bios_header_start = RBIOS16(0x48); |
502 | if (!rdev->bios_header_start) { |
||
503 | goto free_bios; |
||
504 | } |
||
505 | tmp = rdev->bios_header_start + 4; |
||
506 | if (!memcmp(rdev->bios + tmp, "ATOM", 4) || |
||
507 | !memcmp(rdev->bios + tmp, "MOTA", 4)) { |
||
508 | rdev->is_atom_bios = true; |
||
509 | } else { |
||
510 | rdev->is_atom_bios = false; |
||
511 | } |
||
512 | |||
1179 | serge | 513 | DRM_DEBUG("%sBIOS detected\n", rdev->is_atom_bios ? "ATOM" : "COM"); |
1117 | serge | 514 | return true; |
515 | free_bios: |
||
516 | kfree(rdev->bios); |
||
517 | rdev->bios = NULL; |
||
518 | return false; |
||
519 | }><>><>><>=>> |