Rev 1963 | Rev 2005 | Go to most recent revision | Details | Compare with Previous | Last modification | View Log | RSS feed
Rev | Author | Line No. | Line |
---|---|---|---|
1117 | serge | 1 | /* |
2 | * Copyright 2008 Advanced Micro Devices, Inc. |
||
3 | * Copyright 2008 Red Hat Inc. |
||
4 | * Copyright 2009 Jerome Glisse. |
||
5 | * |
||
6 | * Permission is hereby granted, free of charge, to any person obtaining a |
||
7 | * copy of this software and associated documentation files (the "Software"), |
||
8 | * to deal in the Software without restriction, including without limitation |
||
9 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, |
||
10 | * and/or sell copies of the Software, and to permit persons to whom the |
||
11 | * Software is furnished to do so, subject to the following conditions: |
||
12 | * |
||
13 | * The above copyright notice and this permission notice shall be included in |
||
14 | * all copies or substantial portions of the Software. |
||
15 | * |
||
16 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR |
||
17 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, |
||
18 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL |
||
19 | * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR |
||
20 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, |
||
21 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR |
||
22 | * OTHER DEALINGS IN THE SOFTWARE. |
||
23 | * |
||
24 | * Authors: Dave Airlie |
||
25 | * Alex Deucher |
||
26 | * Jerome Glisse |
||
27 | */ |
||
28 | #ifndef __RADEON_H__ |
||
29 | #define __RADEON_H__ |
||
30 | |||
31 | /* TODO: Here are things that needs to be done : |
||
32 | * - surface allocator & initializer : (bit like scratch reg) should |
||
33 | * initialize HDP_ stuff on RS600, R600, R700 hw, well anythings |
||
34 | * related to surface |
||
35 | * - WB : write back stuff (do it bit like scratch reg things) |
||
36 | * - Vblank : look at Jesse's rework and what we should do |
||
37 | * - r600/r700: gart & cp |
||
38 | * - cs : clean cs ioctl use bitmap & things like that. |
||
39 | * - power management stuff |
||
40 | * - Barrier in gart code |
||
41 | * - Unmappabled vram ? |
||
42 | * - TESTING, TESTING, TESTING |
||
43 | */ |
||
44 | |||
1221 | serge | 45 | /* Initialization path: |
46 | * We expect that acceleration initialization might fail for various |
||
47 | * reasons even thought we work hard to make it works on most |
||
48 | * configurations. In order to still have a working userspace in such |
||
49 | * situation the init path must succeed up to the memory controller |
||
50 | * initialization point. Failure before this point are considered as |
||
51 | * fatal error. Here is the init callchain : |
||
52 | * radeon_device_init perform common structure, mutex initialization |
||
53 | * asic_init setup the GPU memory layout and perform all |
||
54 | * one time initialization (failure in this |
||
55 | * function are considered fatal) |
||
56 | * asic_startup setup the GPU acceleration, in order to |
||
57 | * follow guideline the first thing this |
||
58 | * function should do is setting the GPU |
||
59 | * memory controller (only MC setup failure |
||
60 | * are considered as fatal) |
||
61 | */ |
||
62 | |||
1321 | serge | 63 | #include |
1221 | serge | 64 | |
1321 | serge | 65 | #include |
66 | #include |
||
1221 | serge | 67 | |
1321 | serge | 68 | #include |
69 | #include |
||
70 | #include |
||
71 | #include |
||
1221 | serge | 72 | |
2004 | serge | 73 | #include |
1120 | serge | 74 | #include |
1117 | serge | 75 | |
1120 | serge | 76 | #include |
1123 | serge | 77 | #include "drm_edid.h" |
1179 | serge | 78 | |
79 | #include "radeon_family.h" |
||
1117 | serge | 80 | #include "radeon_mode.h" |
81 | #include "radeon_reg.h" |
||
82 | |||
83 | #include |
||
84 | |||
1963 | serge | 85 | extern unsigned long volatile jiffies; |
86 | |||
1179 | serge | 87 | /* |
88 | * Modules parameters. |
||
89 | */ |
||
90 | extern int radeon_no_wb; |
||
1123 | serge | 91 | extern int radeon_modeset; |
1117 | serge | 92 | extern int radeon_dynclks; |
1123 | serge | 93 | extern int radeon_r4xx_atom; |
1128 | serge | 94 | extern int radeon_agpmode; |
95 | extern int radeon_vram_limit; |
||
1117 | serge | 96 | extern int radeon_gart_size; |
1128 | serge | 97 | extern int radeon_benchmarking; |
1179 | serge | 98 | extern int radeon_testing; |
1123 | serge | 99 | extern int radeon_connector_table; |
1179 | serge | 100 | extern int radeon_tv; |
1403 | serge | 101 | extern int radeon_audio; |
1963 | serge | 102 | extern int radeon_disp_priority; |
103 | extern int radeon_hw_i2c; |
||
104 | extern int radeon_pcie_gen2; |
||
1430 | serge | 105 | typedef struct pm_message { |
106 | int event; |
||
107 | } pm_message_t; |
||
108 | |||
1233 | serge | 109 | typedef struct |
110 | { |
||
111 | int width; |
||
112 | int height; |
||
113 | int bpp; |
||
114 | int freq; |
||
1321 | serge | 115 | }videomode_t; |
1179 | serge | 116 | |
117 | static inline uint8_t __raw_readb(const volatile void __iomem *addr) |
||
118 | { |
||
119 | return *(const volatile uint8_t __force *) addr; |
||
120 | } |
||
121 | |||
122 | static inline uint16_t __raw_readw(const volatile void __iomem *addr) |
||
123 | { |
||
124 | return *(const volatile uint16_t __force *) addr; |
||
125 | } |
||
126 | |||
127 | static inline uint32_t __raw_readl(const volatile void __iomem *addr) |
||
128 | { |
||
129 | return *(const volatile uint32_t __force *) addr; |
||
130 | } |
||
131 | |||
132 | #define readb __raw_readb |
||
133 | #define readw __raw_readw |
||
134 | #define readl __raw_readl |
||
135 | |||
136 | |||
137 | |||
138 | static inline void __raw_writeb(uint8_t b, volatile void __iomem *addr) |
||
139 | { |
||
140 | *(volatile uint8_t __force *) addr = b; |
||
141 | } |
||
142 | |||
143 | static inline void __raw_writew(uint16_t b, volatile void __iomem *addr) |
||
144 | { |
||
145 | *(volatile uint16_t __force *) addr = b; |
||
146 | } |
||
147 | |||
148 | static inline void __raw_writel(uint32_t b, volatile void __iomem *addr) |
||
149 | { |
||
150 | *(volatile uint32_t __force *) addr = b; |
||
151 | } |
||
152 | |||
153 | static inline void __raw_writeq(__u64 b, volatile void __iomem *addr) |
||
154 | { |
||
155 | *(volatile __u64 *)addr = b; |
||
156 | } |
||
157 | |||
158 | #define writeb __raw_writeb |
||
159 | #define writew __raw_writew |
||
160 | #define writel __raw_writel |
||
161 | #define writeq __raw_writeq |
||
162 | |||
163 | |||
1963 | serge | 164 | static inline u32 ioread32(const volatile void __iomem *addr) |
165 | { |
||
166 | return in32((u32)addr); |
||
167 | } |
||
168 | |||
169 | static inline void iowrite32(uint32_t b, volatile void __iomem *addr) |
||
170 | { |
||
171 | out32((u32)addr, b); |
||
172 | } |
||
173 | |||
174 | struct __wait_queue_head { |
||
175 | spinlock_t lock; |
||
176 | struct list_head task_list; |
||
177 | }; |
||
178 | typedef struct __wait_queue_head wait_queue_head_t; |
||
179 | |||
180 | |||
1117 | serge | 181 | /* |
182 | * Copy from radeon_drv.h so we don't have to include both and have conflicting |
||
183 | * symbol; |
||
184 | */ |
||
1120 | serge | 185 | #define RADEON_MAX_USEC_TIMEOUT 100000 /* 100 ms */ |
1963 | serge | 186 | #define RADEON_FENCE_JIFFIES_TIMEOUT (HZ / 2) |
1428 | serge | 187 | /* RADEON_IB_POOL_SIZE must be a power of 2 */ |
1120 | serge | 188 | #define RADEON_IB_POOL_SIZE 16 |
1117 | serge | 189 | #define RADEON_DEBUGFS_MAX_NUM_FILES 32 |
1120 | serge | 190 | #define RADEONFB_CONN_LIMIT 4 |
1179 | serge | 191 | #define RADEON_BIOS_NUM_SCRATCH 8 |
1117 | serge | 192 | |
193 | /* |
||
194 | * Errata workarounds. |
||
195 | */ |
||
196 | enum radeon_pll_errata { |
||
197 | CHIP_ERRATA_R300_CG = 0x00000001, |
||
198 | CHIP_ERRATA_PLL_DUMMYREADS = 0x00000002, |
||
199 | CHIP_ERRATA_PLL_DELAY = 0x00000004 |
||
200 | }; |
||
201 | |||
202 | |||
203 | struct radeon_device; |
||
204 | |||
205 | |||
206 | /* |
||
207 | * BIOS. |
||
208 | */ |
||
1430 | serge | 209 | #define ATRM_BIOS_PAGE 4096 |
210 | |||
211 | #if defined(CONFIG_VGA_SWITCHEROO) |
||
212 | bool radeon_atrm_supported(struct pci_dev *pdev); |
||
213 | int radeon_atrm_get_bios_chunk(uint8_t *bios, int offset, int len); |
||
214 | #else |
||
215 | static inline bool radeon_atrm_supported(struct pci_dev *pdev) |
||
216 | { |
||
217 | return false; |
||
218 | } |
||
219 | |||
220 | static inline int radeon_atrm_get_bios_chunk(uint8_t *bios, int offset, int len){ |
||
221 | return -EINVAL; |
||
222 | } |
||
223 | #endif |
||
1117 | serge | 224 | bool radeon_get_bios(struct radeon_device *rdev); |
225 | |||
1179 | serge | 226 | |
1117 | serge | 227 | /* |
1179 | serge | 228 | * Dummy page |
229 | */ |
||
230 | struct radeon_dummy_page { |
||
231 | struct page *page; |
||
232 | dma_addr_t addr; |
||
233 | }; |
||
234 | int radeon_dummy_page_init(struct radeon_device *rdev); |
||
235 | void radeon_dummy_page_fini(struct radeon_device *rdev); |
||
236 | |||
237 | |||
238 | /* |
||
1117 | serge | 239 | * Clocks |
240 | */ |
||
241 | struct radeon_clock { |
||
242 | struct radeon_pll p1pll; |
||
243 | struct radeon_pll p2pll; |
||
1430 | serge | 244 | struct radeon_pll dcpll; |
1117 | serge | 245 | struct radeon_pll spll; |
246 | struct radeon_pll mpll; |
||
247 | /* 10 Khz units */ |
||
248 | uint32_t default_mclk; |
||
249 | uint32_t default_sclk; |
||
1430 | serge | 250 | uint32_t default_dispclk; |
251 | uint32_t dp_extclk; |
||
1963 | serge | 252 | uint32_t max_pixel_clock; |
1117 | serge | 253 | }; |
254 | |||
1268 | serge | 255 | /* |
256 | * Power management |
||
257 | */ |
||
258 | int radeon_pm_init(struct radeon_device *rdev); |
||
1963 | serge | 259 | void radeon_pm_fini(struct radeon_device *rdev); |
1430 | serge | 260 | void radeon_pm_compute_clocks(struct radeon_device *rdev); |
1963 | serge | 261 | void radeon_pm_suspend(struct radeon_device *rdev); |
262 | void radeon_pm_resume(struct radeon_device *rdev); |
||
1430 | serge | 263 | void radeon_combios_get_power_modes(struct radeon_device *rdev); |
264 | void radeon_atombios_get_power_modes(struct radeon_device *rdev); |
||
1963 | serge | 265 | void radeon_atom_set_voltage(struct radeon_device *rdev, u16 voltage_level, u8 voltage_type); |
2004 | serge | 266 | int radeon_atom_get_max_vddc(struct radeon_device *rdev, u16 *voltage); |
1963 | serge | 267 | void rs690_pm_info(struct radeon_device *rdev); |
268 | extern int rv6xx_get_temp(struct radeon_device *rdev); |
||
269 | extern int rv770_get_temp(struct radeon_device *rdev); |
||
270 | extern int evergreen_get_temp(struct radeon_device *rdev); |
||
271 | extern int sumo_get_temp(struct radeon_device *rdev); |
||
1179 | serge | 272 | |
1117 | serge | 273 | /* |
274 | * Fences. |
||
275 | */ |
||
276 | struct radeon_fence_driver { |
||
277 | uint32_t scratch_reg; |
||
1321 | serge | 278 | atomic_t seq; |
1117 | serge | 279 | uint32_t last_seq; |
1963 | serge | 280 | unsigned long last_jiffies; |
281 | unsigned long last_timeout; |
||
282 | wait_queue_head_t queue; |
||
1321 | serge | 283 | rwlock_t lock; |
1120 | serge | 284 | struct list_head created; |
285 | struct list_head emited; |
||
286 | struct list_head signaled; |
||
1403 | serge | 287 | bool initialized; |
1117 | serge | 288 | }; |
289 | |||
290 | struct radeon_fence { |
||
291 | struct radeon_device *rdev; |
||
1321 | serge | 292 | struct kref kref; |
1120 | serge | 293 | struct list_head list; |
1117 | serge | 294 | /* protected by radeon_fence.lock */ |
295 | uint32_t seq; |
||
296 | bool emited; |
||
297 | bool signaled; |
||
298 | }; |
||
299 | |||
300 | int radeon_fence_driver_init(struct radeon_device *rdev); |
||
301 | void radeon_fence_driver_fini(struct radeon_device *rdev); |
||
302 | int radeon_fence_create(struct radeon_device *rdev, struct radeon_fence **fence); |
||
303 | int radeon_fence_emit(struct radeon_device *rdev, struct radeon_fence *fence); |
||
304 | void radeon_fence_process(struct radeon_device *rdev); |
||
305 | bool radeon_fence_signaled(struct radeon_fence *fence); |
||
306 | int radeon_fence_wait(struct radeon_fence *fence, bool interruptible); |
||
307 | int radeon_fence_wait_next(struct radeon_device *rdev); |
||
308 | int radeon_fence_wait_last(struct radeon_device *rdev); |
||
309 | struct radeon_fence *radeon_fence_ref(struct radeon_fence *fence); |
||
310 | void radeon_fence_unref(struct radeon_fence **fence); |
||
311 | |||
1179 | serge | 312 | /* |
313 | * Tiling registers |
||
314 | */ |
||
315 | struct radeon_surface_reg { |
||
1321 | serge | 316 | struct radeon_bo *bo; |
1179 | serge | 317 | }; |
1117 | serge | 318 | |
1179 | serge | 319 | #define RADEON_GEM_MAX_SURFACES 8 |
320 | |||
1117 | serge | 321 | /* |
1321 | serge | 322 | * TTM. |
1117 | serge | 323 | */ |
1321 | serge | 324 | struct radeon_mman { |
325 | struct ttm_bo_global_ref bo_global_ref; |
||
1963 | serge | 326 | // struct drm_global_reference mem_global_ref; |
1403 | serge | 327 | struct ttm_bo_device bdev; |
1321 | serge | 328 | bool mem_global_referenced; |
1403 | serge | 329 | bool initialized; |
1321 | serge | 330 | }; |
1117 | serge | 331 | |
1321 | serge | 332 | struct radeon_bo { |
333 | /* Protected by gem.mutex */ |
||
334 | struct list_head list; |
||
335 | /* Protected by tbo.reserved */ |
||
336 | u32 placements[3]; |
||
337 | struct ttm_placement placement; |
||
338 | struct ttm_buffer_object tbo; |
||
339 | struct ttm_bo_kmap_obj kmap; |
||
1404 | serge | 340 | unsigned pin_count; |
341 | void *kptr; |
||
342 | u32 cpu_addr; |
||
343 | u32 tiling_flags; |
||
344 | u32 pitch; |
||
345 | int surface_reg; |
||
1321 | serge | 346 | /* Constant after initialization */ |
347 | struct radeon_device *rdev; |
||
1963 | serge | 348 | struct drm_gem_object gem_base; |
1404 | serge | 349 | u32 domain; |
1321 | serge | 350 | }; |
1963 | serge | 351 | #define gem_to_radeon_bo(gobj) container_of((gobj), struct radeon_bo, gem_base) |
1321 | serge | 352 | |
353 | struct radeon_bo_list { |
||
354 | struct radeon_bo *bo; |
||
1117 | serge | 355 | uint64_t gpu_offset; |
356 | unsigned rdomain; |
||
357 | unsigned wdomain; |
||
1321 | serge | 358 | u32 tiling_flags; |
1117 | serge | 359 | }; |
360 | |||
1123 | serge | 361 | /* |
362 | * GEM objects. |
||
363 | */ |
||
364 | struct radeon_gem { |
||
1630 | serge | 365 | struct mutex mutex; |
1123 | serge | 366 | struct list_head objects; |
367 | }; |
||
1117 | serge | 368 | |
1126 | serge | 369 | int radeon_gem_init(struct radeon_device *rdev); |
370 | void radeon_gem_fini(struct radeon_device *rdev); |
||
371 | int radeon_gem_object_create(struct radeon_device *rdev, int size, |
||
372 | int alignment, int initial_domain, |
||
373 | bool discardable, bool kernel, |
||
374 | struct drm_gem_object **obj); |
||
375 | int radeon_gem_object_pin(struct drm_gem_object *obj, uint32_t pin_domain, |
||
376 | uint64_t *gpu_addr); |
||
377 | void radeon_gem_object_unpin(struct drm_gem_object *obj); |
||
1117 | serge | 378 | |
2004 | serge | 379 | int radeon_mode_dumb_create(struct drm_file *file_priv, |
380 | struct drm_device *dev, |
||
381 | struct drm_mode_create_dumb *args); |
||
382 | int radeon_mode_dumb_mmap(struct drm_file *filp, |
||
383 | struct drm_device *dev, |
||
384 | uint32_t handle, uint64_t *offset_p); |
||
385 | int radeon_mode_dumb_destroy(struct drm_file *file_priv, |
||
386 | struct drm_device *dev, |
||
387 | uint32_t handle); |
||
1117 | serge | 388 | |
389 | /* |
||
390 | * GART structures, functions & helpers |
||
391 | */ |
||
392 | struct radeon_mc; |
||
393 | |||
394 | struct radeon_gart_table_ram { |
||
395 | volatile uint32_t *ptr; |
||
396 | }; |
||
397 | |||
398 | struct radeon_gart_table_vram { |
||
1321 | serge | 399 | struct radeon_bo *robj; |
1117 | serge | 400 | volatile uint32_t *ptr; |
401 | }; |
||
402 | |||
403 | union radeon_gart_table { |
||
404 | struct radeon_gart_table_ram ram; |
||
405 | struct radeon_gart_table_vram vram; |
||
406 | }; |
||
407 | |||
1268 | serge | 408 | #define RADEON_GPU_PAGE_SIZE 4096 |
1430 | serge | 409 | #define RADEON_GPU_PAGE_MASK (RADEON_GPU_PAGE_SIZE - 1) |
1268 | serge | 410 | |
1117 | serge | 411 | struct radeon_gart { |
412 | dma_addr_t table_addr; |
||
413 | unsigned num_gpu_pages; |
||
414 | unsigned num_cpu_pages; |
||
415 | unsigned table_size; |
||
416 | union radeon_gart_table table; |
||
417 | struct page **pages; |
||
418 | dma_addr_t *pages_addr; |
||
1963 | serge | 419 | bool *ttm_alloced; |
1117 | serge | 420 | bool ready; |
421 | }; |
||
422 | |||
423 | int radeon_gart_table_ram_alloc(struct radeon_device *rdev); |
||
424 | void radeon_gart_table_ram_free(struct radeon_device *rdev); |
||
425 | int radeon_gart_table_vram_alloc(struct radeon_device *rdev); |
||
426 | void radeon_gart_table_vram_free(struct radeon_device *rdev); |
||
427 | int radeon_gart_init(struct radeon_device *rdev); |
||
428 | void radeon_gart_fini(struct radeon_device *rdev); |
||
429 | void radeon_gart_unbind(struct radeon_device *rdev, unsigned offset, |
||
430 | int pages); |
||
1120 | serge | 431 | int radeon_gart_bind(struct radeon_device *rdev, unsigned offset, |
432 | int pages, u32_t *pagelist); |
||
1117 | serge | 433 | |
434 | |||
435 | /* |
||
436 | * GPU MC structures, functions & helpers |
||
437 | */ |
||
438 | struct radeon_mc { |
||
439 | resource_size_t aper_size; |
||
440 | resource_size_t aper_base; |
||
441 | resource_size_t agp_base; |
||
1179 | serge | 442 | /* for some chips with <= 32MB we need to lie |
443 | * about vram size near mc fb location */ |
||
444 | u64 mc_vram_size; |
||
1430 | serge | 445 | u64 visible_vram_size; |
1179 | serge | 446 | u64 gtt_size; |
447 | u64 gtt_start; |
||
448 | u64 gtt_end; |
||
449 | u64 vram_start; |
||
450 | u64 vram_end; |
||
1117 | serge | 451 | unsigned vram_width; |
1179 | serge | 452 | u64 real_vram_size; |
1117 | serge | 453 | int vram_mtrr; |
454 | bool vram_is_ddr; |
||
1403 | serge | 455 | bool igp_sideport_enabled; |
1963 | serge | 456 | u64 gtt_base_align; |
1117 | serge | 457 | }; |
458 | |||
1403 | serge | 459 | bool radeon_combios_sideport_present(struct radeon_device *rdev); |
460 | bool radeon_atombios_sideport_present(struct radeon_device *rdev); |
||
1117 | serge | 461 | |
462 | /* |
||
463 | * GPU scratch registers structures, functions & helpers |
||
464 | */ |
||
465 | struct radeon_scratch { |
||
466 | unsigned num_reg; |
||
1963 | serge | 467 | uint32_t reg_base; |
1117 | serge | 468 | bool free[32]; |
469 | uint32_t reg[32]; |
||
470 | }; |
||
471 | |||
472 | int radeon_scratch_get(struct radeon_device *rdev, uint32_t *reg); |
||
473 | void radeon_scratch_free(struct radeon_device *rdev, uint32_t reg); |
||
474 | |||
475 | |||
476 | /* |
||
477 | * IRQS. |
||
478 | */ |
||
1963 | serge | 479 | struct r500_irq_stat_regs { |
480 | u32 disp_int; |
||
481 | }; |
||
482 | |||
483 | struct r600_irq_stat_regs { |
||
484 | u32 disp_int; |
||
485 | u32 disp_int_cont; |
||
486 | u32 disp_int_cont2; |
||
487 | u32 d1grph_int; |
||
488 | u32 d2grph_int; |
||
489 | }; |
||
490 | |||
491 | struct evergreen_irq_stat_regs { |
||
492 | u32 disp_int; |
||
493 | u32 disp_int_cont; |
||
494 | u32 disp_int_cont2; |
||
495 | u32 disp_int_cont3; |
||
496 | u32 disp_int_cont4; |
||
497 | u32 disp_int_cont5; |
||
498 | u32 d1grph_int; |
||
499 | u32 d2grph_int; |
||
500 | u32 d3grph_int; |
||
501 | u32 d4grph_int; |
||
502 | u32 d5grph_int; |
||
503 | u32 d6grph_int; |
||
504 | }; |
||
505 | |||
506 | union radeon_irq_stat_regs { |
||
507 | struct r500_irq_stat_regs r500; |
||
508 | struct r600_irq_stat_regs r600; |
||
509 | struct evergreen_irq_stat_regs evergreen; |
||
510 | }; |
||
511 | |||
1117 | serge | 512 | struct radeon_irq { |
513 | bool installed; |
||
514 | bool sw_int; |
||
515 | /* FIXME: use a define max crtc rather than hardcode it */ |
||
1963 | serge | 516 | bool crtc_vblank_int[6]; |
517 | bool pflip[6]; |
||
518 | wait_queue_head_t vblank_queue; |
||
1321 | serge | 519 | /* FIXME: use defines for max hpd/dacs */ |
520 | bool hpd[6]; |
||
1963 | serge | 521 | bool gui_idle; |
522 | bool gui_idle_acked; |
||
523 | wait_queue_head_t idle_queue; |
||
524 | /* FIXME: use defines for max HDMI blocks */ |
||
525 | bool hdmi[2]; |
||
1321 | serge | 526 | spinlock_t sw_lock; |
527 | int sw_refcount; |
||
1963 | serge | 528 | union radeon_irq_stat_regs stat_regs; |
529 | spinlock_t pflip_lock[6]; |
||
530 | int pflip_refcount[6]; |
||
1117 | serge | 531 | }; |
532 | |||
533 | int radeon_irq_kms_init(struct radeon_device *rdev); |
||
534 | void radeon_irq_kms_fini(struct radeon_device *rdev); |
||
1321 | serge | 535 | void radeon_irq_kms_sw_irq_get(struct radeon_device *rdev); |
536 | void radeon_irq_kms_sw_irq_put(struct radeon_device *rdev); |
||
2004 | serge | 537 | void radeon_irq_kms_pflip_irq_get(struct radeon_device *rdev, int crtc); |
538 | void radeon_irq_kms_pflip_irq_put(struct radeon_device *rdev, int crtc); |
||
1117 | serge | 539 | |
540 | /* |
||
541 | * CP & ring. |
||
542 | */ |
||
543 | struct radeon_ib { |
||
1403 | serge | 544 | struct list_head list; |
1428 | serge | 545 | unsigned idx; |
1403 | serge | 546 | uint64_t gpu_addr; |
1117 | serge | 547 | struct radeon_fence *fence; |
1403 | serge | 548 | uint32_t *ptr; |
549 | uint32_t length_dw; |
||
1428 | serge | 550 | bool free; |
1117 | serge | 551 | }; |
552 | |||
1179 | serge | 553 | /* |
554 | * locking - |
||
555 | * mutex protects scheduled_ibs, ready, alloc_bm |
||
556 | */ |
||
1117 | serge | 557 | struct radeon_ib_pool { |
1630 | serge | 558 | struct mutex mutex; |
1321 | serge | 559 | struct radeon_bo *robj; |
1430 | serge | 560 | struct list_head bogus_ib; |
1117 | serge | 561 | struct radeon_ib ibs[RADEON_IB_POOL_SIZE]; |
1403 | serge | 562 | bool ready; |
1428 | serge | 563 | unsigned head_id; |
1117 | serge | 564 | }; |
565 | |||
566 | struct radeon_cp { |
||
1321 | serge | 567 | struct radeon_bo *ring_obj; |
1117 | serge | 568 | volatile uint32_t *ring; |
1403 | serge | 569 | unsigned rptr; |
570 | unsigned wptr; |
||
571 | unsigned wptr_old; |
||
572 | unsigned ring_size; |
||
573 | unsigned ring_free_dw; |
||
574 | int count_dw; |
||
575 | uint64_t gpu_addr; |
||
576 | uint32_t align_mask; |
||
577 | uint32_t ptr_mask; |
||
1630 | serge | 578 | struct mutex mutex; |
1403 | serge | 579 | bool ready; |
1117 | serge | 580 | }; |
581 | |||
1321 | serge | 582 | /* |
583 | * R6xx+ IH ring |
||
584 | */ |
||
585 | struct r600_ih { |
||
586 | struct radeon_bo *ring_obj; |
||
587 | volatile uint32_t *ring; |
||
588 | unsigned rptr; |
||
589 | unsigned wptr; |
||
590 | unsigned wptr_old; |
||
591 | unsigned ring_size; |
||
592 | uint64_t gpu_addr; |
||
593 | uint32_t ptr_mask; |
||
594 | spinlock_t lock; |
||
595 | bool enabled; |
||
596 | }; |
||
597 | |||
1179 | serge | 598 | struct r600_blit { |
1630 | serge | 599 | struct mutex mutex; |
1321 | serge | 600 | struct radeon_bo *shader_obj; |
1179 | serge | 601 | u64 shader_gpu_addr; |
602 | u32 vs_offset, ps_offset; |
||
603 | u32 state_offset; |
||
604 | u32 state_len; |
||
605 | u32 vb_used, vb_total; |
||
606 | struct radeon_ib *vb_ib; |
||
607 | }; |
||
608 | |||
1117 | serge | 609 | int radeon_ib_get(struct radeon_device *rdev, struct radeon_ib **ib); |
610 | void radeon_ib_free(struct radeon_device *rdev, struct radeon_ib **ib); |
||
611 | int radeon_ib_schedule(struct radeon_device *rdev, struct radeon_ib *ib); |
||
612 | int radeon_ib_pool_init(struct radeon_device *rdev); |
||
613 | void radeon_ib_pool_fini(struct radeon_device *rdev); |
||
614 | int radeon_ib_test(struct radeon_device *rdev); |
||
1430 | serge | 615 | extern void radeon_ib_bogus_add(struct radeon_device *rdev, struct radeon_ib *ib); |
1117 | serge | 616 | /* Ring access between begin & end cannot sleep */ |
617 | void radeon_ring_free_size(struct radeon_device *rdev); |
||
1963 | serge | 618 | int radeon_ring_alloc(struct radeon_device *rdev, unsigned ndw); |
1117 | serge | 619 | int radeon_ring_lock(struct radeon_device *rdev, unsigned ndw); |
1963 | serge | 620 | void radeon_ring_commit(struct radeon_device *rdev); |
1117 | serge | 621 | void radeon_ring_unlock_commit(struct radeon_device *rdev); |
622 | void radeon_ring_unlock_undo(struct radeon_device *rdev); |
||
623 | int radeon_ring_test(struct radeon_device *rdev); |
||
624 | int radeon_ring_init(struct radeon_device *rdev, unsigned ring_size); |
||
625 | void radeon_ring_fini(struct radeon_device *rdev); |
||
626 | |||
627 | |||
628 | /* |
||
629 | * CS. |
||
630 | */ |
||
631 | struct radeon_cs_reloc { |
||
632 | // struct drm_gem_object *gobj; |
||
1321 | serge | 633 | struct radeon_bo *robj; |
1630 | serge | 634 | struct radeon_bo_list lobj; |
1403 | serge | 635 | uint32_t handle; |
636 | uint32_t flags; |
||
1117 | serge | 637 | }; |
638 | |||
639 | struct radeon_cs_chunk { |
||
640 | uint32_t chunk_id; |
||
641 | uint32_t length_dw; |
||
1221 | serge | 642 | int kpage_idx[2]; |
643 | uint32_t *kpage[2]; |
||
1117 | serge | 644 | uint32_t *kdata; |
1221 | serge | 645 | void __user *user_ptr; |
646 | int last_copied_page; |
||
647 | int last_page_index; |
||
1117 | serge | 648 | }; |
649 | |||
650 | struct radeon_cs_parser { |
||
1430 | serge | 651 | struct device *dev; |
1117 | serge | 652 | struct radeon_device *rdev; |
2004 | serge | 653 | struct drm_file *filp; |
1117 | serge | 654 | /* chunks */ |
655 | unsigned nchunks; |
||
656 | struct radeon_cs_chunk *chunks; |
||
657 | uint64_t *chunks_array; |
||
658 | /* IB */ |
||
659 | unsigned idx; |
||
660 | /* relocations */ |
||
661 | unsigned nrelocs; |
||
662 | struct radeon_cs_reloc *relocs; |
||
663 | struct radeon_cs_reloc **relocs_ptr; |
||
1120 | serge | 664 | struct list_head validated; |
1117 | serge | 665 | /* indices of various chunks */ |
666 | int chunk_ib_idx; |
||
667 | int chunk_relocs_idx; |
||
668 | struct radeon_ib *ib; |
||
669 | void *track; |
||
1179 | serge | 670 | unsigned family; |
1221 | serge | 671 | int parser_error; |
1117 | serge | 672 | }; |
673 | |||
1221 | serge | 674 | extern int radeon_cs_update_pages(struct radeon_cs_parser *p, int pg_idx); |
675 | extern int radeon_cs_finish_pages(struct radeon_cs_parser *p); |
||
676 | |||
677 | |||
678 | static inline u32 radeon_get_ib_value(struct radeon_cs_parser *p, int idx) |
||
679 | { |
||
680 | struct radeon_cs_chunk *ibc = &p->chunks[p->chunk_ib_idx]; |
||
681 | u32 pg_idx, pg_offset; |
||
682 | u32 idx_value = 0; |
||
683 | int new_page; |
||
684 | |||
685 | pg_idx = (idx * 4) / PAGE_SIZE; |
||
686 | pg_offset = (idx * 4) % PAGE_SIZE; |
||
687 | |||
688 | if (ibc->kpage_idx[0] == pg_idx) |
||
689 | return ibc->kpage[0][pg_offset/4]; |
||
690 | if (ibc->kpage_idx[1] == pg_idx) |
||
691 | return ibc->kpage[1][pg_offset/4]; |
||
692 | |||
693 | new_page = radeon_cs_update_pages(p, pg_idx); |
||
694 | if (new_page < 0) { |
||
695 | p->parser_error = new_page; |
||
696 | return 0; |
||
697 | } |
||
698 | |||
699 | idx_value = ibc->kpage[new_page][pg_offset/4]; |
||
700 | return idx_value; |
||
701 | } |
||
702 | |||
1117 | serge | 703 | struct radeon_cs_packet { |
704 | unsigned idx; |
||
705 | unsigned type; |
||
706 | unsigned reg; |
||
707 | unsigned opcode; |
||
708 | int count; |
||
709 | unsigned one_reg_wr; |
||
710 | }; |
||
711 | |||
712 | typedef int (*radeon_packet0_check_t)(struct radeon_cs_parser *p, |
||
713 | struct radeon_cs_packet *pkt, |
||
714 | unsigned idx, unsigned reg); |
||
715 | typedef int (*radeon_packet3_check_t)(struct radeon_cs_parser *p, |
||
716 | struct radeon_cs_packet *pkt); |
||
717 | |||
718 | |||
719 | /* |
||
720 | * AGP |
||
721 | */ |
||
722 | int radeon_agp_init(struct radeon_device *rdev); |
||
1321 | serge | 723 | void radeon_agp_resume(struct radeon_device *rdev); |
1963 | serge | 724 | void radeon_agp_suspend(struct radeon_device *rdev); |
1117 | serge | 725 | void radeon_agp_fini(struct radeon_device *rdev); |
726 | |||
727 | |||
728 | /* |
||
729 | * Writeback |
||
730 | */ |
||
731 | struct radeon_wb { |
||
1321 | serge | 732 | struct radeon_bo *wb_obj; |
1117 | serge | 733 | volatile uint32_t *wb; |
734 | uint64_t gpu_addr; |
||
1963 | serge | 735 | bool enabled; |
736 | bool use_event; |
||
1117 | serge | 737 | }; |
738 | |||
1963 | serge | 739 | #define RADEON_WB_SCRATCH_OFFSET 0 |
740 | #define RADEON_WB_CP_RPTR_OFFSET 1024 |
||
741 | #define RADEON_WB_CP1_RPTR_OFFSET 1280 |
||
742 | #define RADEON_WB_CP2_RPTR_OFFSET 1536 |
||
743 | #define R600_WB_IH_WPTR_OFFSET 2048 |
||
744 | #define R600_WB_EVENT_OFFSET 3072 |
||
745 | |||
1179 | serge | 746 | /** |
747 | * struct radeon_pm - power management datas |
||
748 | * @max_bandwidth: maximum bandwidth the gpu has (MByte/s) |
||
749 | * @igp_sideport_mclk: sideport memory clock Mhz (rs690,rs740,rs780,rs880) |
||
750 | * @igp_system_mclk: system clock Mhz (rs690,rs740,rs780,rs880) |
||
751 | * @igp_ht_link_clk: ht link clock Mhz (rs690,rs740,rs780,rs880) |
||
752 | * @igp_ht_link_width: ht link width in bits (rs690,rs740,rs780,rs880) |
||
753 | * @k8_bandwidth: k8 bandwidth the gpu has (MByte/s) (IGP) |
||
754 | * @sideport_bandwidth: sideport bandwidth the gpu has (MByte/s) (IGP) |
||
755 | * @ht_bandwidth: ht bandwidth the gpu has (MByte/s) (IGP) |
||
756 | * @core_bandwidth: core GPU bandwidth the gpu has (MByte/s) (IGP) |
||
1963 | serge | 757 | * @sclk: GPU clock Mhz (core bandwidth depends of this clock) |
1179 | serge | 758 | * @needed_bandwidth: current bandwidth needs |
759 | * |
||
760 | * It keeps track of various data needed to take powermanagement decision. |
||
1963 | serge | 761 | * Bandwidth need is used to determine minimun clock of the GPU and memory. |
1179 | serge | 762 | * Equation between gpu/memory clock and available bandwidth is hw dependent |
763 | * (type of memory, bus size, efficiency, ...) |
||
764 | */ |
||
1963 | serge | 765 | |
766 | enum radeon_pm_method { |
||
767 | PM_METHOD_PROFILE, |
||
768 | PM_METHOD_DYNPM, |
||
1430 | serge | 769 | }; |
1963 | serge | 770 | |
771 | enum radeon_dynpm_state { |
||
772 | DYNPM_STATE_DISABLED, |
||
773 | DYNPM_STATE_MINIMUM, |
||
774 | DYNPM_STATE_PAUSED, |
||
775 | DYNPM_STATE_ACTIVE, |
||
776 | DYNPM_STATE_SUSPENDED, |
||
1430 | serge | 777 | }; |
1963 | serge | 778 | enum radeon_dynpm_action { |
779 | DYNPM_ACTION_NONE, |
||
780 | DYNPM_ACTION_MINIMUM, |
||
781 | DYNPM_ACTION_DOWNCLOCK, |
||
782 | DYNPM_ACTION_UPCLOCK, |
||
783 | DYNPM_ACTION_DEFAULT |
||
784 | }; |
||
1430 | serge | 785 | |
786 | enum radeon_voltage_type { |
||
787 | VOLTAGE_NONE = 0, |
||
788 | VOLTAGE_GPIO, |
||
789 | VOLTAGE_VDDC, |
||
790 | VOLTAGE_SW |
||
791 | }; |
||
792 | |||
793 | enum radeon_pm_state_type { |
||
794 | POWER_STATE_TYPE_DEFAULT, |
||
795 | POWER_STATE_TYPE_POWERSAVE, |
||
796 | POWER_STATE_TYPE_BATTERY, |
||
797 | POWER_STATE_TYPE_BALANCED, |
||
798 | POWER_STATE_TYPE_PERFORMANCE, |
||
799 | }; |
||
800 | |||
1963 | serge | 801 | enum radeon_pm_profile_type { |
802 | PM_PROFILE_DEFAULT, |
||
803 | PM_PROFILE_AUTO, |
||
804 | PM_PROFILE_LOW, |
||
805 | PM_PROFILE_MID, |
||
806 | PM_PROFILE_HIGH, |
||
1430 | serge | 807 | }; |
808 | |||
1963 | serge | 809 | #define PM_PROFILE_DEFAULT_IDX 0 |
810 | #define PM_PROFILE_LOW_SH_IDX 1 |
||
811 | #define PM_PROFILE_MID_SH_IDX 2 |
||
812 | #define PM_PROFILE_HIGH_SH_IDX 3 |
||
813 | #define PM_PROFILE_LOW_MH_IDX 4 |
||
814 | #define PM_PROFILE_MID_MH_IDX 5 |
||
815 | #define PM_PROFILE_HIGH_MH_IDX 6 |
||
816 | #define PM_PROFILE_MAX 7 |
||
817 | |||
818 | struct radeon_pm_profile { |
||
819 | int dpms_off_ps_idx; |
||
820 | int dpms_on_ps_idx; |
||
821 | int dpms_off_cm_idx; |
||
822 | int dpms_on_cm_idx; |
||
823 | }; |
||
824 | |||
825 | enum radeon_int_thermal_type { |
||
826 | THERMAL_TYPE_NONE, |
||
827 | THERMAL_TYPE_RV6XX, |
||
828 | THERMAL_TYPE_RV770, |
||
829 | THERMAL_TYPE_EVERGREEN, |
||
830 | THERMAL_TYPE_SUMO, |
||
831 | THERMAL_TYPE_NI, |
||
832 | }; |
||
833 | |||
1430 | serge | 834 | struct radeon_voltage { |
835 | enum radeon_voltage_type type; |
||
836 | /* gpio voltage */ |
||
837 | struct radeon_gpio_rec gpio; |
||
838 | u32 delay; /* delay in usec from voltage drop to sclk change */ |
||
839 | bool active_high; /* voltage drop is active when bit is high */ |
||
840 | /* VDDC voltage */ |
||
841 | u8 vddc_id; /* index into vddc voltage table */ |
||
842 | u8 vddci_id; /* index into vddci voltage table */ |
||
843 | bool vddci_enabled; |
||
844 | /* r6xx+ sw */ |
||
1963 | serge | 845 | u16 voltage; |
846 | /* evergreen+ vddci */ |
||
847 | u16 vddci; |
||
1430 | serge | 848 | }; |
849 | |||
1963 | serge | 850 | /* clock mode flags */ |
851 | #define RADEON_PM_MODE_NO_DISPLAY (1 << 0) |
||
1430 | serge | 852 | |
853 | struct radeon_pm_clock_info { |
||
854 | /* memory clock */ |
||
855 | u32 mclk; |
||
856 | /* engine clock */ |
||
857 | u32 sclk; |
||
858 | /* voltage info */ |
||
859 | struct radeon_voltage voltage; |
||
1963 | serge | 860 | /* standardized clock flags */ |
1430 | serge | 861 | u32 flags; |
862 | }; |
||
863 | |||
1963 | serge | 864 | /* state flags */ |
865 | #define RADEON_PM_STATE_SINGLE_DISPLAY_ONLY (1 << 0) |
||
866 | |||
1430 | serge | 867 | struct radeon_power_state { |
868 | enum radeon_pm_state_type type; |
||
869 | /* XXX: use a define for num clock modes */ |
||
870 | struct radeon_pm_clock_info clock_info[8]; |
||
871 | /* number of valid clock modes in this power state */ |
||
872 | int num_clock_modes; |
||
873 | struct radeon_pm_clock_info *default_clock_mode; |
||
1963 | serge | 874 | /* standardized state flags */ |
875 | u32 flags; |
||
876 | u32 misc; /* vbios specific flags */ |
||
877 | u32 misc2; /* vbios specific flags */ |
||
878 | int pcie_lanes; /* pcie lanes */ |
||
1430 | serge | 879 | }; |
880 | |||
881 | /* |
||
882 | * Some modes are overclocked by very low value, accept them |
||
883 | */ |
||
884 | #define RADEON_MODE_OVERCLOCK_MARGIN 500 /* 5 MHz */ |
||
885 | |||
1179 | serge | 886 | struct radeon_pm { |
1630 | serge | 887 | struct mutex mutex; |
1963 | serge | 888 | u32 active_crtcs; |
889 | int active_crtc_count; |
||
1430 | serge | 890 | int req_vblank; |
1963 | serge | 891 | bool vblank_sync; |
892 | bool gui_idle; |
||
1179 | serge | 893 | fixed20_12 max_bandwidth; |
894 | fixed20_12 igp_sideport_mclk; |
||
895 | fixed20_12 igp_system_mclk; |
||
896 | fixed20_12 igp_ht_link_clk; |
||
897 | fixed20_12 igp_ht_link_width; |
||
898 | fixed20_12 k8_bandwidth; |
||
899 | fixed20_12 sideport_bandwidth; |
||
900 | fixed20_12 ht_bandwidth; |
||
901 | fixed20_12 core_bandwidth; |
||
902 | fixed20_12 sclk; |
||
1963 | serge | 903 | fixed20_12 mclk; |
1179 | serge | 904 | fixed20_12 needed_bandwidth; |
1963 | serge | 905 | struct radeon_power_state *power_state; |
1430 | serge | 906 | /* number of valid power states */ |
907 | int num_power_states; |
||
1963 | serge | 908 | int current_power_state_index; |
909 | int current_clock_mode_index; |
||
910 | int requested_power_state_index; |
||
911 | int requested_clock_mode_index; |
||
912 | int default_power_state_index; |
||
913 | u32 current_sclk; |
||
914 | u32 current_mclk; |
||
915 | u16 current_vddc; |
||
916 | u16 current_vddci; |
||
917 | u32 default_sclk; |
||
918 | u32 default_mclk; |
||
919 | u16 default_vddc; |
||
920 | u16 default_vddci; |
||
921 | struct radeon_i2c_chan *i2c_bus; |
||
922 | /* selected pm method */ |
||
923 | enum radeon_pm_method pm_method; |
||
924 | /* dynpm power management */ |
||
925 | // struct delayed_work dynpm_idle_work; |
||
926 | enum radeon_dynpm_state dynpm_state; |
||
927 | enum radeon_dynpm_action dynpm_planned_action; |
||
928 | unsigned long dynpm_action_timeout; |
||
929 | bool dynpm_can_upclock; |
||
930 | bool dynpm_can_downclock; |
||
931 | /* profile-based power management */ |
||
932 | enum radeon_pm_profile_type profile; |
||
933 | int profile_index; |
||
934 | struct radeon_pm_profile profiles[PM_PROFILE_MAX]; |
||
935 | /* internal thermal controller on rv6xx+ */ |
||
936 | enum radeon_int_thermal_type int_thermal_type; |
||
937 | struct device *int_hwmon_dev; |
||
1179 | serge | 938 | }; |
1117 | serge | 939 | |
940 | /* |
||
941 | * ASIC specific functions. |
||
942 | */ |
||
943 | struct radeon_asic { |
||
944 | int (*init)(struct radeon_device *rdev); |
||
1179 | serge | 945 | void (*fini)(struct radeon_device *rdev); |
946 | int (*resume)(struct radeon_device *rdev); |
||
947 | int (*suspend)(struct radeon_device *rdev); |
||
948 | void (*vga_set_state)(struct radeon_device *rdev, bool state); |
||
1963 | serge | 949 | bool (*gpu_is_lockup)(struct radeon_device *rdev); |
950 | int (*asic_reset)(struct radeon_device *rdev); |
||
1117 | serge | 951 | void (*gart_tlb_flush)(struct radeon_device *rdev); |
952 | int (*gart_set_page)(struct radeon_device *rdev, int i, uint64_t addr); |
||
953 | int (*cp_init)(struct radeon_device *rdev, unsigned ring_size); |
||
954 | void (*cp_fini)(struct radeon_device *rdev); |
||
955 | void (*cp_disable)(struct radeon_device *rdev); |
||
1179 | serge | 956 | void (*cp_commit)(struct radeon_device *rdev); |
1117 | serge | 957 | void (*ring_start)(struct radeon_device *rdev); |
1179 | serge | 958 | int (*ring_test)(struct radeon_device *rdev); |
959 | void (*ring_ib_execute)(struct radeon_device *rdev, struct radeon_ib *ib); |
||
1117 | serge | 960 | int (*irq_set)(struct radeon_device *rdev); |
961 | int (*irq_process)(struct radeon_device *rdev); |
||
1179 | serge | 962 | u32 (*get_vblank_counter)(struct radeon_device *rdev, int crtc); |
1117 | serge | 963 | void (*fence_ring_emit)(struct radeon_device *rdev, struct radeon_fence *fence); |
964 | int (*cs_parse)(struct radeon_cs_parser *p); |
||
965 | int (*copy_blit)(struct radeon_device *rdev, |
||
966 | uint64_t src_offset, |
||
967 | uint64_t dst_offset, |
||
968 | unsigned num_pages, |
||
969 | struct radeon_fence *fence); |
||
970 | int (*copy_dma)(struct radeon_device *rdev, |
||
971 | uint64_t src_offset, |
||
972 | uint64_t dst_offset, |
||
973 | unsigned num_pages, |
||
974 | struct radeon_fence *fence); |
||
975 | int (*copy)(struct radeon_device *rdev, |
||
976 | uint64_t src_offset, |
||
977 | uint64_t dst_offset, |
||
978 | unsigned num_pages, |
||
979 | struct radeon_fence *fence); |
||
1268 | serge | 980 | uint32_t (*get_engine_clock)(struct radeon_device *rdev); |
1117 | serge | 981 | void (*set_engine_clock)(struct radeon_device *rdev, uint32_t eng_clock); |
1268 | serge | 982 | uint32_t (*get_memory_clock)(struct radeon_device *rdev); |
1117 | serge | 983 | void (*set_memory_clock)(struct radeon_device *rdev, uint32_t mem_clock); |
1430 | serge | 984 | int (*get_pcie_lanes)(struct radeon_device *rdev); |
1117 | serge | 985 | void (*set_pcie_lanes)(struct radeon_device *rdev, int lanes); |
986 | void (*set_clock_gating)(struct radeon_device *rdev, int enable); |
||
1179 | serge | 987 | int (*set_surface_reg)(struct radeon_device *rdev, int reg, |
988 | uint32_t tiling_flags, uint32_t pitch, |
||
989 | uint32_t offset, uint32_t obj_size); |
||
1963 | serge | 990 | void (*clear_surface_reg)(struct radeon_device *rdev, int reg); |
1179 | serge | 991 | void (*bandwidth_update)(struct radeon_device *rdev); |
1321 | serge | 992 | void (*hpd_init)(struct radeon_device *rdev); |
993 | void (*hpd_fini)(struct radeon_device *rdev); |
||
994 | bool (*hpd_sense)(struct radeon_device *rdev, enum radeon_hpd_id hpd); |
||
995 | void (*hpd_set_polarity)(struct radeon_device *rdev, enum radeon_hpd_id hpd); |
||
1404 | serge | 996 | /* ioctl hw specific callback. Some hw might want to perform special |
997 | * operation on specific ioctl. For instance on wait idle some hw |
||
998 | * might want to perform and HDP flush through MMIO as it seems that |
||
999 | * some R6XX/R7XX hw doesn't take HDP flush into account if programmed |
||
1000 | * through ring. |
||
1001 | */ |
||
1002 | void (*ioctl_wait_idle)(struct radeon_device *rdev, struct radeon_bo *bo); |
||
1963 | serge | 1003 | bool (*gui_idle)(struct radeon_device *rdev); |
1004 | /* power management */ |
||
1005 | void (*pm_misc)(struct radeon_device *rdev); |
||
1006 | void (*pm_prepare)(struct radeon_device *rdev); |
||
1007 | void (*pm_finish)(struct radeon_device *rdev); |
||
1008 | void (*pm_init_profile)(struct radeon_device *rdev); |
||
1009 | void (*pm_get_dynpm_state)(struct radeon_device *rdev); |
||
1010 | /* pageflipping */ |
||
1011 | void (*pre_page_flip)(struct radeon_device *rdev, int crtc); |
||
1012 | u32 (*page_flip)(struct radeon_device *rdev, int crtc, u64 crtc_base); |
||
1013 | void (*post_page_flip)(struct radeon_device *rdev, int crtc); |
||
1117 | serge | 1014 | }; |
1015 | |||
1179 | serge | 1016 | /* |
1017 | * Asic structures |
||
1018 | */ |
||
1963 | serge | 1019 | struct r100_gpu_lockup { |
1020 | unsigned long last_jiffies; |
||
1021 | u32 last_cp_rptr; |
||
1022 | }; |
||
1023 | |||
1179 | serge | 1024 | struct r100_asic { |
1025 | const unsigned *reg_safe_bm; |
||
1026 | unsigned reg_safe_bm_size; |
||
1403 | serge | 1027 | u32 hdp_cntl; |
1963 | serge | 1028 | struct r100_gpu_lockup lockup; |
1179 | serge | 1029 | }; |
1030 | |||
1031 | struct r300_asic { |
||
1032 | const unsigned *reg_safe_bm; |
||
1033 | unsigned reg_safe_bm_size; |
||
1403 | serge | 1034 | u32 resync_scratch; |
1035 | u32 hdp_cntl; |
||
1963 | serge | 1036 | struct r100_gpu_lockup lockup; |
1179 | serge | 1037 | }; |
1038 | |||
1039 | struct r600_asic { |
||
1040 | unsigned max_pipes; |
||
1041 | unsigned max_tile_pipes; |
||
1042 | unsigned max_simds; |
||
1043 | unsigned max_backends; |
||
1044 | unsigned max_gprs; |
||
1045 | unsigned max_threads; |
||
1046 | unsigned max_stack_entries; |
||
1047 | unsigned max_hw_contexts; |
||
1048 | unsigned max_gs_threads; |
||
1049 | unsigned sx_max_export_size; |
||
1050 | unsigned sx_max_export_pos_size; |
||
1051 | unsigned sx_max_export_smx_size; |
||
1052 | unsigned sq_num_cf_insts; |
||
1430 | serge | 1053 | unsigned tiling_nbanks; |
1054 | unsigned tiling_npipes; |
||
1055 | unsigned tiling_group_size; |
||
1963 | serge | 1056 | unsigned tile_config; |
1057 | struct r100_gpu_lockup lockup; |
||
1179 | serge | 1058 | }; |
1059 | |||
1060 | struct rv770_asic { |
||
1061 | unsigned max_pipes; |
||
1062 | unsigned max_tile_pipes; |
||
1063 | unsigned max_simds; |
||
1064 | unsigned max_backends; |
||
1065 | unsigned max_gprs; |
||
1066 | unsigned max_threads; |
||
1067 | unsigned max_stack_entries; |
||
1068 | unsigned max_hw_contexts; |
||
1069 | unsigned max_gs_threads; |
||
1070 | unsigned sx_max_export_size; |
||
1071 | unsigned sx_max_export_pos_size; |
||
1072 | unsigned sx_max_export_smx_size; |
||
1073 | unsigned sq_num_cf_insts; |
||
1074 | unsigned sx_num_of_sets; |
||
1075 | unsigned sc_prim_fifo_size; |
||
1076 | unsigned sc_hiz_tile_fifo_size; |
||
1077 | unsigned sc_earlyz_tile_fifo_fize; |
||
1430 | serge | 1078 | unsigned tiling_nbanks; |
1079 | unsigned tiling_npipes; |
||
1080 | unsigned tiling_group_size; |
||
1963 | serge | 1081 | unsigned tile_config; |
1082 | struct r100_gpu_lockup lockup; |
||
1179 | serge | 1083 | }; |
1084 | |||
1963 | serge | 1085 | struct evergreen_asic { |
1086 | unsigned num_ses; |
||
1087 | unsigned max_pipes; |
||
1088 | unsigned max_tile_pipes; |
||
1089 | unsigned max_simds; |
||
1090 | unsigned max_backends; |
||
1091 | unsigned max_gprs; |
||
1092 | unsigned max_threads; |
||
1093 | unsigned max_stack_entries; |
||
1094 | unsigned max_hw_contexts; |
||
1095 | unsigned max_gs_threads; |
||
1096 | unsigned sx_max_export_size; |
||
1097 | unsigned sx_max_export_pos_size; |
||
1098 | unsigned sx_max_export_smx_size; |
||
1099 | unsigned sq_num_cf_insts; |
||
1100 | unsigned sx_num_of_sets; |
||
1101 | unsigned sc_prim_fifo_size; |
||
1102 | unsigned sc_hiz_tile_fifo_size; |
||
1103 | unsigned sc_earlyz_tile_fifo_size; |
||
1104 | unsigned tiling_nbanks; |
||
1105 | unsigned tiling_npipes; |
||
1106 | unsigned tiling_group_size; |
||
1107 | unsigned tile_config; |
||
1108 | struct r100_gpu_lockup lockup; |
||
1109 | }; |
||
1110 | |||
1111 | struct cayman_asic { |
||
1112 | unsigned max_shader_engines; |
||
1113 | unsigned max_pipes_per_simd; |
||
1114 | unsigned max_tile_pipes; |
||
1115 | unsigned max_simds_per_se; |
||
1116 | unsigned max_backends_per_se; |
||
1117 | unsigned max_texture_channel_caches; |
||
1118 | unsigned max_gprs; |
||
1119 | unsigned max_threads; |
||
1120 | unsigned max_gs_threads; |
||
1121 | unsigned max_stack_entries; |
||
1122 | unsigned sx_num_of_sets; |
||
1123 | unsigned sx_max_export_size; |
||
1124 | unsigned sx_max_export_pos_size; |
||
1125 | unsigned sx_max_export_smx_size; |
||
1126 | unsigned max_hw_contexts; |
||
1127 | unsigned sq_num_cf_insts; |
||
1128 | unsigned sc_prim_fifo_size; |
||
1129 | unsigned sc_hiz_tile_fifo_size; |
||
1130 | unsigned sc_earlyz_tile_fifo_size; |
||
1131 | |||
1132 | unsigned num_shader_engines; |
||
1133 | unsigned num_shader_pipes_per_simd; |
||
1134 | unsigned num_tile_pipes; |
||
1135 | unsigned num_simds_per_se; |
||
1136 | unsigned num_backends_per_se; |
||
1137 | unsigned backend_disable_mask_per_asic; |
||
1138 | unsigned backend_map; |
||
1139 | unsigned num_texture_channel_caches; |
||
1140 | unsigned mem_max_burst_length_bytes; |
||
1141 | unsigned mem_row_size_in_kb; |
||
1142 | unsigned shader_engine_tile_size; |
||
1143 | unsigned num_gpus; |
||
1144 | unsigned multi_gpu_tile_size; |
||
1145 | |||
1146 | unsigned tile_config; |
||
1147 | struct r100_gpu_lockup lockup; |
||
1148 | }; |
||
1149 | |||
1117 | serge | 1150 | union radeon_asic_config { |
1151 | struct r300_asic r300; |
||
1179 | serge | 1152 | struct r100_asic r100; |
1153 | struct r600_asic r600; |
||
1154 | struct rv770_asic rv770; |
||
1963 | serge | 1155 | struct evergreen_asic evergreen; |
1156 | struct cayman_asic cayman; |
||
1117 | serge | 1157 | }; |
1158 | |||
1159 | /* |
||
1963 | serge | 1160 | * asic initizalization from radeon_asic.c |
1161 | */ |
||
1162 | void radeon_agp_disable(struct radeon_device *rdev); |
||
1163 | int radeon_asic_init(struct radeon_device *rdev); |
||
1179 | serge | 1164 | |
1165 | |||
1166 | |||
1963 | serge | 1167 | /* VRAM scratch page for HDP bug */ |
1168 | struct r700_vram_scratch { |
||
1169 | struct radeon_bo *robj; |
||
1170 | volatile uint32_t *ptr; |
||
1171 | }; |
||
1179 | serge | 1172 | |
1117 | serge | 1173 | /* |
1174 | * Core structure, functions and helpers. |
||
1175 | */ |
||
1176 | typedef uint32_t (*radeon_rreg_t)(struct radeon_device*, uint32_t); |
||
1177 | typedef void (*radeon_wreg_t)(struct radeon_device*, uint32_t, uint32_t); |
||
1178 | |||
1179 | struct radeon_device { |
||
1413 | serge | 1180 | struct device *dev; |
1117 | serge | 1181 | struct drm_device *ddev; |
1182 | struct pci_dev *pdev; |
||
1183 | /* ASIC */ |
||
1184 | union radeon_asic_config config; |
||
1185 | enum radeon_family family; |
||
1186 | unsigned long flags; |
||
1187 | int usec_timeout; |
||
1188 | enum radeon_pll_errata pll_errata; |
||
1189 | int num_gb_pipes; |
||
1413 | serge | 1190 | int num_z_pipes; |
1117 | serge | 1191 | int disp_priority; |
1192 | /* BIOS */ |
||
1193 | uint8_t *bios; |
||
1194 | bool is_atom_bios; |
||
1195 | uint16_t bios_header_start; |
||
1413 | serge | 1196 | struct radeon_bo *stollen_vga_memory; |
1117 | serge | 1197 | /* Register mmio */ |
1963 | serge | 1198 | resource_size_t rmmio_base; |
1199 | resource_size_t rmmio_size; |
||
1117 | serge | 1200 | void *rmmio; |
1120 | serge | 1201 | radeon_rreg_t mc_rreg; |
1202 | radeon_wreg_t mc_wreg; |
||
1203 | radeon_rreg_t pll_rreg; |
||
1204 | radeon_wreg_t pll_wreg; |
||
1179 | serge | 1205 | uint32_t pcie_reg_mask; |
1120 | serge | 1206 | radeon_rreg_t pciep_rreg; |
1207 | radeon_wreg_t pciep_wreg; |
||
1963 | serge | 1208 | /* io port */ |
1209 | void __iomem *rio_mem; |
||
1210 | resource_size_t rio_mem_size; |
||
1120 | serge | 1211 | struct radeon_clock clock; |
1117 | serge | 1212 | struct radeon_mc mc; |
1213 | struct radeon_gart gart; |
||
1214 | struct radeon_mode_info mode_info; |
||
1215 | struct radeon_scratch scratch; |
||
1321 | serge | 1216 | struct radeon_mman mman; |
1117 | serge | 1217 | struct radeon_fence_driver fence_drv; |
1120 | serge | 1218 | struct radeon_cp cp; |
1963 | serge | 1219 | /* cayman compute rings */ |
1220 | struct radeon_cp cp1; |
||
1221 | struct radeon_cp cp2; |
||
1117 | serge | 1222 | struct radeon_ib_pool ib_pool; |
1963 | serge | 1223 | struct radeon_irq irq; |
1117 | serge | 1224 | struct radeon_asic *asic; |
1126 | serge | 1225 | struct radeon_gem gem; |
1179 | serge | 1226 | struct radeon_pm pm; |
1227 | uint32_t bios_scratch[RADEON_BIOS_NUM_SCRATCH]; |
||
1630 | serge | 1228 | struct mutex cs_mutex; |
1117 | serge | 1229 | struct radeon_wb wb; |
1179 | serge | 1230 | struct radeon_dummy_page dummy_page; |
1117 | serge | 1231 | bool gpu_lockup; |
1232 | bool shutdown; |
||
1233 | bool suspend; |
||
1179 | serge | 1234 | bool need_dma32; |
1235 | bool accel_working; |
||
1236 | struct radeon_surface_reg surface_regs[RADEON_GEM_MAX_SURFACES]; |
||
1237 | const struct firmware *me_fw; /* all family ME firmware */ |
||
1238 | const struct firmware *pfp_fw; /* r6/700 PFP firmware */ |
||
1403 | serge | 1239 | const struct firmware *rlc_fw; /* r6/700 RLC firmware */ |
1963 | serge | 1240 | const struct firmware *mc_fw; /* NI MC firmware */ |
1179 | serge | 1241 | struct r600_blit r600_blit; |
1963 | serge | 1242 | struct r700_vram_scratch vram_scratch; |
1268 | serge | 1243 | int msi_enabled; /* msi enabled */ |
2004 | serge | 1244 | struct r600_ih ih; /* r6/700 interrupt ring */ |
1963 | serge | 1245 | // struct work_struct hotplug_work; |
1430 | serge | 1246 | int num_crtc; /* number of crtcs */ |
1630 | serge | 1247 | struct mutex dc_hw_i2c_mutex; /* display controller hw i2c mutex */ |
1963 | serge | 1248 | struct mutex vram_mutex; |
1403 | serge | 1249 | |
1250 | /* audio stuff */ |
||
1963 | serge | 1251 | bool audio_enabled; |
1252 | // struct timer_list audio_timer; |
||
1403 | serge | 1253 | int audio_channels; |
1254 | int audio_rate; |
||
1255 | int audio_bits_per_sample; |
||
1256 | uint8_t audio_status_bits; |
||
1257 | uint8_t audio_category_code; |
||
1430 | serge | 1258 | |
1963 | serge | 1259 | |
1260 | /* i2c buses */ |
||
1261 | struct radeon_i2c_chan *i2c_bus[RADEON_MAX_I2C_BUS]; |
||
1117 | serge | 1262 | }; |
1263 | |||
1264 | int radeon_device_init(struct radeon_device *rdev, |
||
1265 | struct drm_device *ddev, |
||
1266 | struct pci_dev *pdev, |
||
1267 | uint32_t flags); |
||
1268 | void radeon_device_fini(struct radeon_device *rdev); |
||
1269 | int radeon_gpu_wait_for_idle(struct radeon_device *rdev); |
||
1270 | |||
1179 | serge | 1271 | static inline uint32_t r100_mm_rreg(struct radeon_device *rdev, uint32_t reg) |
1117 | serge | 1272 | { |
1403 | serge | 1273 | if (reg < rdev->rmmio_size) |
1179 | serge | 1274 | return readl(((void __iomem *)rdev->rmmio) + reg); |
1275 | else { |
||
1276 | writel(reg, ((void __iomem *)rdev->rmmio) + RADEON_MM_INDEX); |
||
1277 | return readl(((void __iomem *)rdev->rmmio) + RADEON_MM_DATA); |
||
1278 | } |
||
1117 | serge | 1279 | } |
1280 | |||
1179 | serge | 1281 | static inline void r100_mm_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v) |
1117 | serge | 1282 | { |
1403 | serge | 1283 | if (reg < rdev->rmmio_size) |
1179 | serge | 1284 | writel(v, ((void __iomem *)rdev->rmmio) + reg); |
1285 | else { |
||
1286 | writel(reg, ((void __iomem *)rdev->rmmio) + RADEON_MM_INDEX); |
||
1287 | writel(v, ((void __iomem *)rdev->rmmio) + RADEON_MM_DATA); |
||
1288 | } |
||
1117 | serge | 1289 | } |
1290 | |||
1963 | serge | 1291 | static inline u32 r100_io_rreg(struct radeon_device *rdev, u32 reg) |
1292 | { |
||
1293 | if (reg < rdev->rio_mem_size) |
||
1294 | return ioread32(rdev->rio_mem + reg); |
||
1295 | else { |
||
1296 | iowrite32(reg, rdev->rio_mem + RADEON_MM_INDEX); |
||
1297 | return ioread32(rdev->rio_mem + RADEON_MM_DATA); |
||
1298 | } |
||
1299 | } |
||
1300 | |||
1301 | static inline void r100_io_wreg(struct radeon_device *rdev, u32 reg, u32 v) |
||
1302 | { |
||
1303 | if (reg < rdev->rio_mem_size) |
||
1304 | iowrite32(v, rdev->rio_mem + reg); |
||
1305 | else { |
||
1306 | iowrite32(reg, rdev->rio_mem + RADEON_MM_INDEX); |
||
1307 | iowrite32(v, rdev->rio_mem + RADEON_MM_DATA); |
||
1308 | } |
||
1309 | } |
||
1310 | |||
1321 | serge | 1311 | /* |
1312 | * Cast helper |
||
1313 | */ |
||
1314 | #define to_radeon_fence(p) ((struct radeon_fence *)(p)) |
||
1117 | serge | 1315 | |
1316 | /* |
||
1317 | * Registers read & write functions. |
||
1318 | */ |
||
1319 | #define RREG8(reg) readb(((void __iomem *)rdev->rmmio) + (reg)) |
||
1320 | #define WREG8(reg, v) writeb(v, ((void __iomem *)rdev->rmmio) + (reg)) |
||
1963 | serge | 1321 | #define RREG16(reg) readw(((void __iomem *)rdev->rmmio) + (reg)) |
1322 | #define WREG16(reg, v) writew(v, ((void __iomem *)rdev->rmmio) + (reg)) |
||
1179 | serge | 1323 | #define RREG32(reg) r100_mm_rreg(rdev, (reg)) |
2004 | serge | 1324 | #define DREG32(reg) printk(KERN_INFO "REGISTER: " #reg " : 0x%08X\n", r100_mm_rreg(rdev, (reg))) |
1179 | serge | 1325 | #define WREG32(reg, v) r100_mm_wreg(rdev, (reg), (v)) |
1117 | serge | 1326 | #define REG_SET(FIELD, v) (((v) << FIELD##_SHIFT) & FIELD##_MASK) |
1327 | #define REG_GET(FIELD, v) (((v) << FIELD##_SHIFT) & FIELD##_MASK) |
||
1328 | #define RREG32_PLL(reg) rdev->pll_rreg(rdev, (reg)) |
||
1329 | #define WREG32_PLL(reg, v) rdev->pll_wreg(rdev, (reg), (v)) |
||
1330 | #define RREG32_MC(reg) rdev->mc_rreg(rdev, (reg)) |
||
1331 | #define WREG32_MC(reg, v) rdev->mc_wreg(rdev, (reg), (v)) |
||
1179 | serge | 1332 | #define RREG32_PCIE(reg) rv370_pcie_rreg(rdev, (reg)) |
1333 | #define WREG32_PCIE(reg, v) rv370_pcie_wreg(rdev, (reg), (v)) |
||
1430 | serge | 1334 | #define RREG32_PCIE_P(reg) rdev->pciep_rreg(rdev, (reg)) |
1335 | #define WREG32_PCIE_P(reg, v) rdev->pciep_wreg(rdev, (reg), (v)) |
||
1117 | serge | 1336 | #define WREG32_P(reg, val, mask) \ |
1337 | do { \ |
||
1338 | uint32_t tmp_ = RREG32(reg); \ |
||
1339 | tmp_ &= (mask); \ |
||
1340 | tmp_ |= ((val) & ~(mask)); \ |
||
1341 | WREG32(reg, tmp_); \ |
||
1342 | } while (0) |
||
1343 | #define WREG32_PLL_P(reg, val, mask) \ |
||
1344 | do { \ |
||
1345 | uint32_t tmp_ = RREG32_PLL(reg); \ |
||
1346 | tmp_ &= (mask); \ |
||
1347 | tmp_ |= ((val) & ~(mask)); \ |
||
1348 | WREG32_PLL(reg, tmp_); \ |
||
1349 | } while (0) |
||
1963 | serge | 1350 | #define RREG32_IO(reg) r100_io_rreg(rdev, (reg)) |
1351 | #define WREG32_IO(reg, v) r100_io_wreg(rdev, (reg), (v)) |
||
1117 | serge | 1352 | |
1179 | serge | 1353 | /* |
1354 | * Indirect registers accessor |
||
1355 | */ |
||
1356 | static inline uint32_t rv370_pcie_rreg(struct radeon_device *rdev, uint32_t reg) |
||
1357 | { |
||
1358 | uint32_t r; |
||
1117 | serge | 1359 | |
1179 | serge | 1360 | WREG32(RADEON_PCIE_INDEX, ((reg) & rdev->pcie_reg_mask)); |
1361 | r = RREG32(RADEON_PCIE_DATA); |
||
1362 | return r; |
||
1363 | } |
||
1364 | |||
1365 | static inline void rv370_pcie_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v) |
||
1366 | { |
||
1367 | WREG32(RADEON_PCIE_INDEX, ((reg) & rdev->pcie_reg_mask)); |
||
1368 | WREG32(RADEON_PCIE_DATA, (v)); |
||
1369 | } |
||
1370 | |||
1371 | void r100_pll_errata_after_index(struct radeon_device *rdev); |
||
1372 | |||
1373 | |||
1117 | serge | 1374 | /* |
1375 | * ASICs helpers. |
||
1376 | */ |
||
1179 | serge | 1377 | #define ASIC_IS_RN50(rdev) ((rdev->pdev->device == 0x515e) || \ |
1378 | (rdev->pdev->device == 0x5969)) |
||
1117 | serge | 1379 | #define ASIC_IS_RV100(rdev) ((rdev->family == CHIP_RV100) || \ |
1380 | (rdev->family == CHIP_RV200) || \ |
||
1381 | (rdev->family == CHIP_RS100) || \ |
||
1382 | (rdev->family == CHIP_RS200) || \ |
||
1383 | (rdev->family == CHIP_RV250) || \ |
||
1384 | (rdev->family == CHIP_RV280) || \ |
||
1385 | (rdev->family == CHIP_RS300)) |
||
1386 | #define ASIC_IS_R300(rdev) ((rdev->family == CHIP_R300) || \ |
||
1387 | (rdev->family == CHIP_RV350) || \ |
||
1388 | (rdev->family == CHIP_R350) || \ |
||
1389 | (rdev->family == CHIP_RV380) || \ |
||
1390 | (rdev->family == CHIP_R420) || \ |
||
1391 | (rdev->family == CHIP_R423) || \ |
||
1392 | (rdev->family == CHIP_RV410) || \ |
||
1393 | (rdev->family == CHIP_RS400) || \ |
||
1394 | (rdev->family == CHIP_RS480)) |
||
1963 | serge | 1395 | #define ASIC_IS_X2(rdev) ((rdev->ddev->pdev->device == 0x9441) || \ |
1396 | (rdev->ddev->pdev->device == 0x9443) || \ |
||
1397 | (rdev->ddev->pdev->device == 0x944B) || \ |
||
1398 | (rdev->ddev->pdev->device == 0x9506) || \ |
||
1399 | (rdev->ddev->pdev->device == 0x9509) || \ |
||
1400 | (rdev->ddev->pdev->device == 0x950F) || \ |
||
1401 | (rdev->ddev->pdev->device == 0x689C) || \ |
||
1402 | (rdev->ddev->pdev->device == 0x689D)) |
||
1117 | serge | 1403 | #define ASIC_IS_AVIVO(rdev) ((rdev->family >= CHIP_RS600)) |
1963 | serge | 1404 | #define ASIC_IS_DCE2(rdev) ((rdev->family == CHIP_RS600) || \ |
1405 | (rdev->family == CHIP_RS690) || \ |
||
1406 | (rdev->family == CHIP_RS740) || \ |
||
1407 | (rdev->family >= CHIP_R600)) |
||
1117 | serge | 1408 | #define ASIC_IS_DCE3(rdev) ((rdev->family >= CHIP_RV620)) |
1409 | #define ASIC_IS_DCE32(rdev) ((rdev->family >= CHIP_RV730)) |
||
1430 | serge | 1410 | #define ASIC_IS_DCE4(rdev) ((rdev->family >= CHIP_CEDAR)) |
1963 | serge | 1411 | #define ASIC_IS_DCE41(rdev) ((rdev->family >= CHIP_PALM) && \ |
1412 | (rdev->flags & RADEON_IS_IGP)) |
||
1413 | #define ASIC_IS_DCE5(rdev) ((rdev->family >= CHIP_BARTS)) |
||
1117 | serge | 1414 | |
1415 | /* |
||
1416 | * BIOS helpers. |
||
1417 | */ |
||
1418 | #define RBIOS8(i) (rdev->bios[i]) |
||
1419 | #define RBIOS16(i) (RBIOS8(i) | (RBIOS8((i)+1) << 8)) |
||
1420 | #define RBIOS32(i) ((RBIOS16(i)) | (RBIOS16((i)+2) << 16)) |
||
1421 | |||
1422 | int radeon_combios_init(struct radeon_device *rdev); |
||
1423 | void radeon_combios_fini(struct radeon_device *rdev); |
||
1424 | int radeon_atombios_init(struct radeon_device *rdev); |
||
1425 | void radeon_atombios_fini(struct radeon_device *rdev); |
||
1426 | |||
1427 | |||
1428 | /* |
||
1429 | * RING helpers. |
||
1430 | */ |
||
1431 | static inline void radeon_ring_write(struct radeon_device *rdev, uint32_t v) |
||
1432 | { |
||
1433 | #if DRM_DEBUG_CODE |
||
1434 | if (rdev->cp.count_dw <= 0) { |
||
1435 | DRM_ERROR("radeon: writting more dword to ring than expected !\n"); |
||
1436 | } |
||
1437 | #endif |
||
1438 | rdev->cp.ring[rdev->cp.wptr++] = v; |
||
1439 | rdev->cp.wptr &= rdev->cp.ptr_mask; |
||
1440 | rdev->cp.count_dw--; |
||
1441 | rdev->cp.ring_free_dw--; |
||
1442 | } |
||
1443 | |||
1444 | |||
1445 | /* |
||
1446 | * ASICs macro. |
||
1447 | */ |
||
1448 | #define radeon_init(rdev) (rdev)->asic->init((rdev)) |
||
1179 | serge | 1449 | #define radeon_fini(rdev) (rdev)->asic->fini((rdev)) |
1450 | #define radeon_resume(rdev) (rdev)->asic->resume((rdev)) |
||
1451 | #define radeon_suspend(rdev) (rdev)->asic->suspend((rdev)) |
||
1117 | serge | 1452 | #define radeon_cs_parse(p) rdev->asic->cs_parse((p)) |
1179 | serge | 1453 | #define radeon_vga_set_state(rdev, state) (rdev)->asic->vga_set_state((rdev), (state)) |
1963 | serge | 1454 | #define radeon_gpu_is_lockup(rdev) (rdev)->asic->gpu_is_lockup((rdev)) |
1455 | #define radeon_asic_reset(rdev) (rdev)->asic->asic_reset((rdev)) |
||
1117 | serge | 1456 | #define radeon_gart_tlb_flush(rdev) (rdev)->asic->gart_tlb_flush((rdev)) |
1457 | #define radeon_gart_set_page(rdev, i, p) (rdev)->asic->gart_set_page((rdev), (i), (p)) |
||
1179 | serge | 1458 | #define radeon_cp_commit(rdev) (rdev)->asic->cp_commit((rdev)) |
1117 | serge | 1459 | #define radeon_ring_start(rdev) (rdev)->asic->ring_start((rdev)) |
1179 | serge | 1460 | #define radeon_ring_test(rdev) (rdev)->asic->ring_test((rdev)) |
1461 | #define radeon_ring_ib_execute(rdev, ib) (rdev)->asic->ring_ib_execute((rdev), (ib)) |
||
1117 | serge | 1462 | #define radeon_irq_set(rdev) (rdev)->asic->irq_set((rdev)) |
1463 | #define radeon_irq_process(rdev) (rdev)->asic->irq_process((rdev)) |
||
1179 | serge | 1464 | #define radeon_get_vblank_counter(rdev, crtc) (rdev)->asic->get_vblank_counter((rdev), (crtc)) |
1117 | serge | 1465 | #define radeon_fence_ring_emit(rdev, fence) (rdev)->asic->fence_ring_emit((rdev), (fence)) |
1466 | #define radeon_copy_blit(rdev, s, d, np, f) (rdev)->asic->copy_blit((rdev), (s), (d), (np), (f)) |
||
1467 | #define radeon_copy_dma(rdev, s, d, np, f) (rdev)->asic->copy_dma((rdev), (s), (d), (np), (f)) |
||
1468 | #define radeon_copy(rdev, s, d, np, f) (rdev)->asic->copy((rdev), (s), (d), (np), (f)) |
||
1268 | serge | 1469 | #define radeon_get_engine_clock(rdev) (rdev)->asic->get_engine_clock((rdev)) |
1117 | serge | 1470 | #define radeon_set_engine_clock(rdev, e) (rdev)->asic->set_engine_clock((rdev), (e)) |
1268 | serge | 1471 | #define radeon_get_memory_clock(rdev) (rdev)->asic->get_memory_clock((rdev)) |
1321 | serge | 1472 | #define radeon_set_memory_clock(rdev, e) (rdev)->asic->set_memory_clock((rdev), (e)) |
1430 | serge | 1473 | #define radeon_get_pcie_lanes(rdev) (rdev)->asic->get_pcie_lanes((rdev)) |
1117 | serge | 1474 | #define radeon_set_pcie_lanes(rdev, l) (rdev)->asic->set_pcie_lanes((rdev), (l)) |
1475 | #define radeon_set_clock_gating(rdev, e) (rdev)->asic->set_clock_gating((rdev), (e)) |
||
1179 | serge | 1476 | #define radeon_set_surface_reg(rdev, r, f, p, o, s) ((rdev)->asic->set_surface_reg((rdev), (r), (f), (p), (o), (s))) |
1477 | #define radeon_clear_surface_reg(rdev, r) ((rdev)->asic->clear_surface_reg((rdev), (r))) |
||
1478 | #define radeon_bandwidth_update(rdev) (rdev)->asic->bandwidth_update((rdev)) |
||
1321 | serge | 1479 | #define radeon_hpd_init(rdev) (rdev)->asic->hpd_init((rdev)) |
1480 | #define radeon_hpd_fini(rdev) (rdev)->asic->hpd_fini((rdev)) |
||
1481 | #define radeon_hpd_sense(rdev, hpd) (rdev)->asic->hpd_sense((rdev), (hpd)) |
||
1482 | #define radeon_hpd_set_polarity(rdev, hpd) (rdev)->asic->hpd_set_polarity((rdev), (hpd)) |
||
1963 | serge | 1483 | #define radeon_gui_idle(rdev) (rdev)->asic->gui_idle((rdev)) |
1484 | #define radeon_pm_misc(rdev) (rdev)->asic->pm_misc((rdev)) |
||
1485 | #define radeon_pm_prepare(rdev) (rdev)->asic->pm_prepare((rdev)) |
||
1486 | #define radeon_pm_finish(rdev) (rdev)->asic->pm_finish((rdev)) |
||
1487 | #define radeon_pm_init_profile(rdev) (rdev)->asic->pm_init_profile((rdev)) |
||
1488 | #define radeon_pm_get_dynpm_state(rdev) (rdev)->asic->pm_get_dynpm_state((rdev)) |
||
1489 | #define radeon_pre_page_flip(rdev, crtc) rdev->asic->pre_page_flip((rdev), (crtc)) |
||
1490 | #define radeon_page_flip(rdev, crtc, base) rdev->asic->page_flip((rdev), (crtc), (base)) |
||
1491 | #define radeon_post_page_flip(rdev, crtc) rdev->asic->post_page_flip((rdev), (crtc)) |
||
1117 | serge | 1492 | |
1179 | serge | 1493 | /* Common functions */ |
1403 | serge | 1494 | /* AGP */ |
1963 | serge | 1495 | extern int radeon_gpu_reset(struct radeon_device *rdev); |
1403 | serge | 1496 | extern void radeon_agp_disable(struct radeon_device *rdev); |
1179 | serge | 1497 | extern int radeon_gart_table_vram_pin(struct radeon_device *rdev); |
1430 | serge | 1498 | extern void radeon_gart_restore(struct radeon_device *rdev); |
1179 | serge | 1499 | extern int radeon_modeset_init(struct radeon_device *rdev); |
1500 | extern void radeon_modeset_fini(struct radeon_device *rdev); |
||
1501 | extern bool radeon_card_posted(struct radeon_device *rdev); |
||
1963 | serge | 1502 | extern void radeon_update_bandwidth_info(struct radeon_device *rdev); |
1503 | extern void radeon_update_display_priority(struct radeon_device *rdev); |
||
1321 | serge | 1504 | extern bool radeon_boot_test_post_card(struct radeon_device *rdev); |
1179 | serge | 1505 | extern void radeon_scratch_init(struct radeon_device *rdev); |
1963 | serge | 1506 | extern void radeon_wb_fini(struct radeon_device *rdev); |
1507 | extern int radeon_wb_init(struct radeon_device *rdev); |
||
1508 | extern void radeon_wb_disable(struct radeon_device *rdev); |
||
1179 | serge | 1509 | extern void radeon_surface_init(struct radeon_device *rdev); |
1510 | extern int radeon_cs_parser_init(struct radeon_cs_parser *p, void *data); |
||
1221 | serge | 1511 | extern void radeon_legacy_set_clock_gating(struct radeon_device *rdev, int enable); |
1512 | extern void radeon_atom_set_clock_gating(struct radeon_device *rdev, int enable); |
||
1321 | serge | 1513 | extern void radeon_ttm_placement_from_domain(struct radeon_bo *rbo, u32 domain); |
1403 | serge | 1514 | extern bool radeon_ttm_bo_is_radeon_bo(struct ttm_buffer_object *bo); |
1430 | serge | 1515 | extern void radeon_vram_location(struct radeon_device *rdev, struct radeon_mc *mc, u64 base); |
1516 | extern void radeon_gtt_location(struct radeon_device *rdev, struct radeon_mc *mc); |
||
1517 | extern int radeon_resume_kms(struct drm_device *dev); |
||
1518 | extern int radeon_suspend_kms(struct drm_device *dev, pm_message_t state); |
||
1963 | serge | 1519 | extern void radeon_ttm_set_active_vram_size(struct radeon_device *rdev, u64 size); |
1117 | serge | 1520 | |
1963 | serge | 1521 | /* |
1522 | * r600 functions used by radeon_encoder.c |
||
1523 | */ |
||
1524 | extern void r600_hdmi_enable(struct drm_encoder *encoder); |
||
1525 | extern void r600_hdmi_disable(struct drm_encoder *encoder); |
||
1526 | extern void r600_hdmi_setmode(struct drm_encoder *encoder, struct drm_display_mode *mode); |
||
1179 | serge | 1527 | |
1963 | serge | 1528 | extern int ni_init_microcode(struct radeon_device *rdev); |
1529 | extern int ni_mc_load_microcode(struct radeon_device *rdev); |
||
1221 | serge | 1530 | |
1963 | serge | 1531 | /* radeon_acpi.c */ |
1532 | #if defined(CONFIG_ACPI) |
||
1533 | extern int radeon_acpi_init(struct radeon_device *rdev); |
||
1534 | #else |
||
1535 | static inline int radeon_acpi_init(struct radeon_device *rdev) { return 0; } |
||
1536 | #endif |
||
1179 | serge | 1537 | |
1321 | serge | 1538 | #include "radeon_object.h" |
1179 | serge | 1539 | |
1117 | serge | 1540 | #define DRM_UDELAY(d) udelay(d) |
1541 | |||
1542 | resource_size_t |
||
1543 | drm_get_resource_start(struct drm_device *dev, unsigned int resource); |
||
1544 | resource_size_t |
||
1545 | drm_get_resource_len(struct drm_device *dev, unsigned int resource); |
||
1546 | |||
1239 | serge | 1547 | bool set_mode(struct drm_device *dev, struct drm_connector *connector, |
1403 | serge | 1548 | videomode_t *mode, bool strict); |
1117 | serge | 1549 | |
1179 | serge | 1550 | |
1963 | serge | 1551 | |
1552 | struct work_struct; |
||
1553 | typedef void (*work_func_t)(struct work_struct *work); |
||
1554 | |||
1555 | /* |
||
1556 | * The first word is the work queue pointer and the flags rolled into |
||
1557 | * one |
||
1558 | */ |
||
1559 | #define work_data_bits(work) ((unsigned long *)(&(work)->data)) |
||
1560 | |||
1561 | struct work_struct { |
||
1562 | atomic_long_t data; |
||
1563 | #define WORK_STRUCT_PENDING 0 /* T if work item pending execution */ |
||
1564 | #define WORK_STRUCT_FLAG_MASK (3UL) |
||
1565 | #define WORK_STRUCT_WQ_DATA_MASK (~WORK_STRUCT_FLAG_MASK) |
||
1566 | struct list_head entry; |
||
1567 | work_func_t func; |
||
1568 | }; |
||
1569 | |||
1117 | serge | 1570 | #endif=>><>><>><>><>>>>>><>><>>=> |