Subversion Repositories Kolibri OS

/*

 * Copyright 2008 Advanced Micro Devices, Inc.

 * Copyright 2008 Red Hat Inc.

 * Copyright 2009 Jerome Glisse.

 *

 * Permission is hereby granted, free of charge, to any person obtaining a

 * copy of this software and associated documentation files (the "Software"),

 * to deal in the Software without restriction, including without limitation

 * the rights to use, copy, modify, merge, publish, distribute, sublicense,

 * and/or sell copies of the Software, and to permit persons to whom the

 * Software is furnished to do so, subject to the following conditions:

 *

 * The above copyright notice and this permission notice shall be included in

 * all copies or substantial portions of the Software.

 *

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR

 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,

 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL

 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR

 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,

 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR

 * OTHER DEALINGS IN THE SOFTWARE.

 *

 * Authors: Dave Airlie

 *          Alex Deucher

 *          Jerome Glisse

 */

#ifndef __R500_REG_H__

#define __R500_REG_H__

/* pipe config regs */

#define R300_GA_POLY_MODE				0x4288

#       define R300_FRONT_PTYPE_POINT                   (0 << 4)

#       define R300_FRONT_PTYPE_LINE                    (1 << 4)

#       define R300_FRONT_PTYPE_TRIANGE                 (2 << 4)

#       define R300_BACK_PTYPE_POINT                    (0 << 7)

#       define R300_BACK_PTYPE_LINE                     (1 << 7)

#       define R300_BACK_PTYPE_TRIANGE                  (2 << 7)

#define R300_GA_ROUND_MODE				0x428c

#       define R300_GEOMETRY_ROUND_TRUNC                (0 << 0)

#       define R300_GEOMETRY_ROUND_NEAREST              (1 << 0)

#       define R300_COLOR_ROUND_TRUNC                   (0 << 2)

#       define R300_COLOR_ROUND_NEAREST                 (1 << 2)

#define R300_GB_MSPOS0				        0x4010

#       define R300_MS_X0_SHIFT                         0

#       define R300_MS_Y0_SHIFT                         4

#       define R300_MS_X1_SHIFT                         8

#       define R300_MS_Y1_SHIFT                         12

#       define R300_MS_X2_SHIFT                         16

#       define R300_MS_Y2_SHIFT                         20

#       define R300_MSBD0_Y_SHIFT                       24

#       define R300_MSBD0_X_SHIFT                       28

#define R300_GB_MSPOS1				        0x4014

#       define R300_MS_X3_SHIFT                         0

#       define R300_MS_Y3_SHIFT                         4

#       define R300_MS_X4_SHIFT                         8

#       define R300_MS_Y4_SHIFT                         12

#       define R300_MS_X5_SHIFT                         16

#       define R300_MS_Y5_SHIFT                         20

#       define R300_MSBD1_SHIFT                         24

#define R300_GA_ENHANCE				        0x4274

#       define R300_GA_DEADLOCK_CNTL                    (1 << 0)

#       define R300_GA_FASTSYNC_CNTL                    (1 << 1)

#define R300_RB3D_DSTCACHE_CTLSTAT              0x4e4c

#	define R300_RB3D_DC_FLUSH		(2 << 0)

#	define R300_RB3D_DC_FREE		(2 << 2)

#	define R300_RB3D_DC_FINISH		(1 << 4)

#define R300_RB3D_ZCACHE_CTLSTAT			0x4f18

#       define R300_ZC_FLUSH                            (1 << 0)

#       define R300_ZC_FREE                             (1 << 1)

#       define R300_ZC_FLUSH_ALL                        0x3

#define R400_GB_PIPE_SELECT             0x402c

#define R500_DYN_SCLK_PWMEM_PIPE        0x000d /* PLL */

#define R500_SU_REG_DEST                0x42c8

#define R300_GB_TILE_CONFIG             0x4018

#       define R300_ENABLE_TILING       (1 << 0)

#       define R300_PIPE_COUNT_RV350    (0 << 1)

#       define R300_PIPE_COUNT_R300     (3 << 1)

#       define R300_PIPE_COUNT_R420_3P  (6 << 1)

#       define R300_PIPE_COUNT_R420     (7 << 1)

#       define R300_TILE_SIZE_8         (0 << 4)

#       define R300_TILE_SIZE_16        (1 << 4)

#       define R300_TILE_SIZE_32        (2 << 4)

#       define R300_SUBPIXEL_1_12       (0 << 16)

#       define R300_SUBPIXEL_1_16       (1 << 16)

#define R300_DST_PIPE_CONFIG            0x170c

#       define R300_PIPE_AUTO_CONFIG    (1 << 31)

#define R300_RB2D_DSTCACHE_MODE         0x3428

#       define R300_DC_AUTOFLUSH_ENABLE (1 << 8)

#       define R300_DC_DC_DISABLE_IGNORE_PE (1 << 17)

#define RADEON_CP_STAT		0x7C0

#define RADEON_RBBM_CMDFIFO_ADDR	0xE70

#define RADEON_RBBM_CMDFIFO_DATA	0xE74

#define RADEON_ISYNC_CNTL		0x1724

#	define RADEON_ISYNC_ANY2D_IDLE3D	(1 << 0)

#	define RADEON_ISYNC_ANY3D_IDLE2D	(1 << 1)

#	define RADEON_ISYNC_TRIG2D_IDLE3D	(1 << 2)

#	define RADEON_ISYNC_TRIG3D_IDLE2D	(1 << 3)

#	define RADEON_ISYNC_WAIT_IDLEGUI	(1 << 4)

#	define RADEON_ISYNC_CPSCRATCH_IDLEGUI	(1 << 5)

#define RS480_NB_MC_INDEX               0x168

#	define RS480_NB_MC_IND_WR_EN	(1 << 8)

#define RS480_NB_MC_DATA                0x16c

/*

 * RS690

 */

#define RS690_MCCFG_FB_LOCATION		0x100

#define		RS690_MC_FB_START_MASK		0x0000FFFF

#define		RS690_MC_FB_START_SHIFT		0

#define		RS690_MC_FB_TOP_MASK		0xFFFF0000

#define		RS690_MC_FB_TOP_SHIFT		16

#define RS690_MCCFG_AGP_LOCATION	0x101

#define		RS690_MC_AGP_START_MASK		0x0000FFFF

#define		RS690_MC_AGP_START_SHIFT	0

#define		RS690_MC_AGP_TOP_MASK		0xFFFF0000

#define		RS690_MC_AGP_TOP_SHIFT		16

#define RS690_MCCFG_AGP_BASE		0x102

#define RS690_MCCFG_AGP_BASE_2		0x103

#define RS690_MC_INIT_MISC_LAT_TIMER            0x104

#define RS690_HDP_FB_LOCATION		0x0134

#define RS690_MC_INDEX				0x78

#	define RS690_MC_INDEX_MASK		0x1ff

#	define RS690_MC_INDEX_WR_EN		(1 << 9)

#	define RS690_MC_INDEX_WR_ACK		0x7f

#define RS690_MC_DATA				0x7c

#define RS690_MC_STATUS                         0x90

#define RS690_MC_STATUS_IDLE                    (1 << 0)

#define RS480_AGP_BASE_2		0x0164

#define RS480_MC_MISC_CNTL              0x18

#	define RS480_DISABLE_GTW	(1 << 1)

#	define RS480_GART_INDEX_REG_EN	(1 << 12)

#	define RS690_BLOCK_GFX_D3_EN	(1 << 14)

#define RS480_GART_FEATURE_ID           0x2b

#	define RS480_HANG_EN	        (1 << 11)

#	define RS480_TLB_ENABLE	        (1 << 18)

#	define RS480_P2P_ENABLE	        (1 << 19)

#	define RS480_GTW_LAC_EN	        (1 << 25)

#	define RS480_2LEVEL_GART	(0 << 30)

#	define RS480_1LEVEL_GART	(1 << 30)

#	define RS480_PDC_EN	        (1 << 31)

#define RS480_GART_BASE                 0x2c

#define RS480_GART_CACHE_CNTRL          0x2e

#	define RS480_GART_CACHE_INVALIDATE (1 << 0) /* wait for it to clear */

#define RS480_AGP_ADDRESS_SPACE_SIZE    0x38

#	define RS480_GART_EN	        (1 << 0)

#	define RS480_VA_SIZE_32MB	(0 << 1)

#	define RS480_VA_SIZE_64MB	(1 << 1)

#	define RS480_VA_SIZE_128MB	(2 << 1)

#	define RS480_VA_SIZE_256MB	(3 << 1)

#	define RS480_VA_SIZE_512MB	(4 << 1)

#	define RS480_VA_SIZE_1GB	(5 << 1)

#	define RS480_VA_SIZE_2GB	(6 << 1)

#define RS480_AGP_MODE_CNTL             0x39

#	define RS480_POST_GART_Q_SIZE	(1 << 18)

#	define RS480_NONGART_SNOOP	(1 << 19)

#	define RS480_AGP_RD_BUF_SIZE	(1 << 20)

#	define RS480_REQ_TYPE_SNOOP_SHIFT 22

#	define RS480_REQ_TYPE_SNOOP_MASK  0x3

#	define RS480_REQ_TYPE_SNOOP_DIS	(1 << 24)

#define RS690_AIC_CTRL_SCRATCH		0x3A

#	define RS690_DIS_OUT_OF_PCI_GART_ACCESS	(1 << 1)

/*

 * RS600

 */

#define RS600_MC_STATUS                         0x0

#define RS600_MC_STATUS_IDLE                    (1 << 0)

#define RS600_MC_INDEX                          0x70

#       define RS600_MC_ADDR_MASK               0xffff

#       define RS600_MC_IND_SEQ_RBS_0           (1 << 16)

#       define RS600_MC_IND_SEQ_RBS_1           (1 << 17)

#       define RS600_MC_IND_SEQ_RBS_2           (1 << 18)

#       define RS600_MC_IND_SEQ_RBS_3           (1 << 19)

#       define RS600_MC_IND_AIC_RBS             (1 << 20)

#       define RS600_MC_IND_CITF_ARB0           (1 << 21)

#       define RS600_MC_IND_CITF_ARB1           (1 << 22)

#       define RS600_MC_IND_WR_EN               (1 << 23)

#define RS600_MC_DATA                           0x74

#define RS600_MC_STATUS                         0x0

#       define RS600_MC_IDLE                    (1 << 1)

#define RS600_MC_FB_LOCATION                    0x4

#define		RS600_MC_FB_START_MASK		0x0000FFFF

#define		RS600_MC_FB_START_SHIFT		0

#define		RS600_MC_FB_TOP_MASK		0xFFFF0000

#define		RS600_MC_FB_TOP_SHIFT		16

#define RS600_MC_AGP_LOCATION                   0x5

#define		RS600_MC_AGP_START_MASK		0x0000FFFF

#define		RS600_MC_AGP_START_SHIFT	0

#define		RS600_MC_AGP_TOP_MASK		0xFFFF0000

#define		RS600_MC_AGP_TOP_SHIFT		16

#define RS600_MC_AGP_BASE                          0x6

#define RS600_MC_AGP_BASE_2                        0x7

#define RS600_MC_CNTL1                          0x9

#       define RS600_ENABLE_PAGE_TABLES         (1 << 26)

#define RS600_MC_PT0_CNTL                       0x100

#       define RS600_ENABLE_PT                  (1 << 0)

#       define RS600_EFFECTIVE_L2_CACHE_SIZE(x) ((x) << 15)

#       define RS600_EFFECTIVE_L2_QUEUE_SIZE(x) ((x) << 21)

#       define RS600_INVALIDATE_ALL_L1_TLBS     (1 << 28)

#       define RS600_INVALIDATE_L2_CACHE        (1 << 29)

#define RS600_MC_PT0_CONTEXT0_CNTL              0x102

#       define RS600_ENABLE_PAGE_TABLE          (1 << 0)

#       define RS600_PAGE_TABLE_TYPE_FLAT       (0 << 1)

#define RS600_MC_PT0_SYSTEM_APERTURE_LOW_ADDR   0x112

#define RS600_MC_PT0_SYSTEM_APERTURE_HIGH_ADDR  0x114

#define RS600_MC_PT0_CONTEXT0_DEFAULT_READ_ADDR 0x11c

#define RS600_MC_PT0_CONTEXT0_FLAT_BASE_ADDR    0x12c

#define RS600_MC_PT0_CONTEXT0_FLAT_START_ADDR   0x13c

#define RS600_MC_PT0_CONTEXT0_FLAT_END_ADDR     0x14c

#define RS600_MC_PT0_CLIENT0_CNTL               0x16c

#       define RS600_ENABLE_TRANSLATION_MODE_OVERRIDE       (1 << 0)

#       define RS600_TRANSLATION_MODE_OVERRIDE              (1 << 1)

#       define RS600_SYSTEM_ACCESS_MODE_MASK                (3 << 8)

#       define RS600_SYSTEM_ACCESS_MODE_PA_ONLY             (0 << 8)

#       define RS600_SYSTEM_ACCESS_MODE_USE_SYS_MAP         (1 << 8)

#       define RS600_SYSTEM_ACCESS_MODE_IN_SYS              (2 << 8)

#       define RS600_SYSTEM_ACCESS_MODE_NOT_IN_SYS          (3 << 8)

#       define RS600_SYSTEM_APERTURE_UNMAPPED_ACCESS_PASSTHROUGH        (0 << 10)

#       define RS600_SYSTEM_APERTURE_UNMAPPED_ACCESS_DEFAULT_PAGE       (1 << 10)

#       define RS600_EFFECTIVE_L1_CACHE_SIZE(x) ((x) << 11)

#       define RS600_ENABLE_FRAGMENT_PROCESSING (1 << 14)

#       define RS600_EFFECTIVE_L1_QUEUE_SIZE(x) ((x) << 15)

#       define RS600_INVALIDATE_L1_TLB          (1 << 20)

/* rs600/rs690/rs740 */

#	define RS600_BUS_MASTER_DIS		(1 << 14)

#	define RS600_MSI_REARM		        (1 << 20)

/* see RS400_MSI_REARM in AIC_CNTL for rs480 */

#define RV515_MC_FB_LOCATION		0x01

#define		RV515_MC_FB_START_MASK		0x0000FFFF

#define		RV515_MC_FB_START_SHIFT		0

#define		RV515_MC_FB_TOP_MASK		0xFFFF0000

#define		RV515_MC_FB_TOP_SHIFT		16

#define RV515_MC_AGP_LOCATION		0x02

#define		RV515_MC_AGP_START_MASK		0x0000FFFF

#define		RV515_MC_AGP_START_SHIFT	0

#define		RV515_MC_AGP_TOP_MASK		0xFFFF0000

#define		RV515_MC_AGP_TOP_SHIFT		16

#define RV515_MC_AGP_BASE		0x03

#define RV515_MC_AGP_BASE_2		0x04

#define R520_MC_FB_LOCATION		0x04

#define		R520_MC_FB_START_MASK		0x0000FFFF

#define		R520_MC_FB_START_SHIFT		0

#define		R520_MC_FB_TOP_MASK		0xFFFF0000

#define		R520_MC_FB_TOP_SHIFT		16

#define R520_MC_AGP_LOCATION		0x05

#define		R520_MC_AGP_START_MASK		0x0000FFFF

#define		R520_MC_AGP_START_SHIFT		0

#define		R520_MC_AGP_TOP_MASK		0xFFFF0000

#define		R520_MC_AGP_TOP_SHIFT		16

#define R520_MC_AGP_BASE		0x06

#define R520_MC_AGP_BASE_2		0x07

#define AVIVO_MC_INDEX						0x0070

#define R520_MC_STATUS 0x00

#define R520_MC_STATUS_IDLE (1<<1)

#define RV515_MC_STATUS 0x08

#define RV515_MC_STATUS_IDLE (1<<4)

#define RV515_MC_INIT_MISC_LAT_TIMER            0x09

#define AVIVO_MC_DATA						0x0074

#define R520_MC_IND_INDEX 0x70

#define R520_MC_IND_WR_EN (1 << 24)

#define R520_MC_IND_DATA  0x74

#define RV515_MC_CNTL          0x5

#	define RV515_MEM_NUM_CHANNELS_MASK  0x3

#define R520_MC_CNTL0          0x8

#	define R520_MEM_NUM_CHANNELS_MASK  (0x3 << 24)

#	define R520_MEM_NUM_CHANNELS_SHIFT  24

#	define R520_MC_CHANNEL_SIZE  (1 << 23)

#define AVIVO_CP_DYN_CNTL                              0x000f /* PLL */

#       define AVIVO_CP_FORCEON                        (1 << 0)

#define AVIVO_E2_DYN_CNTL                              0x0011 /* PLL */

#       define AVIVO_E2_FORCEON                        (1 << 0)

#define AVIVO_IDCT_DYN_CNTL                            0x0013 /* PLL */

#       define AVIVO_IDCT_FORCEON                      (1 << 0)

#define AVIVO_HDP_FB_LOCATION 0x134

#define AVIVO_VGA_RENDER_CONTROL				0x0300

#       define AVIVO_VGA_VSTATUS_CNTL_MASK                      (3 << 16)

#define AVIVO_D1VGA_CONTROL					0x0330

#       define AVIVO_DVGA_CONTROL_MODE_ENABLE (1<<0)

#       define AVIVO_DVGA_CONTROL_TIMING_SELECT (1<<8)

#       define AVIVO_DVGA_CONTROL_SYNC_POLARITY_SELECT (1<<9)

#       define AVIVO_DVGA_CONTROL_OVERSCAN_TIMING_SELECT (1<<10)

#       define AVIVO_DVGA_CONTROL_OVERSCAN_COLOR_EN (1<<16)

#       define AVIVO_DVGA_CONTROL_ROTATE (1<<24)

#define AVIVO_D2VGA_CONTROL					0x0338

#define AVIVO_EXT1_PPLL_REF_DIV_SRC                             0x400

#define AVIVO_EXT1_PPLL_REF_DIV                                 0x404

#define AVIVO_EXT1_PPLL_UPDATE_LOCK                             0x408

#define AVIVO_EXT1_PPLL_UPDATE_CNTL                             0x40c

#define AVIVO_EXT2_PPLL_REF_DIV_SRC                             0x410

#define AVIVO_EXT2_PPLL_REF_DIV                                 0x414

#define AVIVO_EXT2_PPLL_UPDATE_LOCK                             0x418

#define AVIVO_EXT2_PPLL_UPDATE_CNTL                             0x41c

#define AVIVO_EXT1_PPLL_FB_DIV                                   0x430

#define AVIVO_EXT2_PPLL_FB_DIV                                   0x434

#define AVIVO_EXT1_PPLL_POST_DIV_SRC                                 0x438

#define AVIVO_EXT1_PPLL_POST_DIV                                     0x43c

#define AVIVO_EXT2_PPLL_POST_DIV_SRC                                 0x440

#define AVIVO_EXT2_PPLL_POST_DIV                                     0x444

#define AVIVO_EXT1_PPLL_CNTL                                    0x448

#define AVIVO_EXT2_PPLL_CNTL                                    0x44c

#define AVIVO_P1PLL_CNTL                                        0x450

#define AVIVO_P2PLL_CNTL                                        0x454

#define AVIVO_P1PLL_INT_SS_CNTL                                 0x458

#define AVIVO_P2PLL_INT_SS_CNTL                                 0x45c

#define AVIVO_P1PLL_TMDSA_CNTL                                  0x460

#define AVIVO_P2PLL_LVTMA_CNTL                                  0x464

#define AVIVO_PCLK_CRTC1_CNTL                                   0x480

#define AVIVO_PCLK_CRTC2_CNTL                                   0x484

#define AVIVO_D1CRTC_H_TOTAL					0x6000

#define AVIVO_D1CRTC_H_BLANK_START_END                          0x6004

#define AVIVO_D1CRTC_H_SYNC_A                                   0x6008

#define AVIVO_D1CRTC_H_SYNC_A_CNTL                              0x600c

#define AVIVO_D1CRTC_H_SYNC_B                                   0x6010

#define AVIVO_D1CRTC_H_SYNC_B_CNTL                              0x6014

#define AVIVO_D1CRTC_V_TOTAL					0x6020

#define AVIVO_D1CRTC_V_BLANK_START_END                          0x6024

#define AVIVO_D1CRTC_V_SYNC_A                                   0x6028

#define AVIVO_D1CRTC_V_SYNC_A_CNTL                              0x602c

#define AVIVO_D1CRTC_V_SYNC_B                                   0x6030

#define AVIVO_D1CRTC_V_SYNC_B_CNTL                              0x6034

#define AVIVO_D1CRTC_CONTROL                                    0x6080

#       define AVIVO_CRTC_EN                                    (1 << 0)

#define AVIVO_D1CRTC_BLANK_CONTROL                              0x6084

#define AVIVO_D1CRTC_INTERLACE_CONTROL                          0x6088

#define AVIVO_D1CRTC_INTERLACE_STATUS                           0x608c

#define AVIVO_D1CRTC_STEREO_CONTROL                             0x60c4

/* master controls */

#define AVIVO_DC_CRTC_MASTER_EN                                 0x60f8

#define AVIVO_DC_CRTC_TV_CONTROL                                0x60fc

#define AVIVO_D1GRPH_ENABLE                                     0x6100

#define AVIVO_D1GRPH_CONTROL                                    0x6104

#       define AVIVO_D1GRPH_CONTROL_DEPTH_8BPP                  (0 << 0)

#       define AVIVO_D1GRPH_CONTROL_DEPTH_16BPP                 (1 << 0)

#       define AVIVO_D1GRPH_CONTROL_DEPTH_32BPP                 (2 << 0)

#       define AVIVO_D1GRPH_CONTROL_DEPTH_64BPP                 (3 << 0)

#       define AVIVO_D1GRPH_CONTROL_8BPP_INDEXED                (0 << 8)

#       define AVIVO_D1GRPH_CONTROL_16BPP_ARGB1555              (0 << 8)

#       define AVIVO_D1GRPH_CONTROL_16BPP_RGB565                (1 << 8)

#       define AVIVO_D1GRPH_CONTROL_16BPP_ARGB4444              (2 << 8)

#       define AVIVO_D1GRPH_CONTROL_16BPP_AI88                  (3 << 8)

#       define AVIVO_D1GRPH_CONTROL_16BPP_MONO16                (4 << 8)

#       define AVIVO_D1GRPH_CONTROL_32BPP_ARGB8888              (0 << 8)

#       define AVIVO_D1GRPH_CONTROL_32BPP_ARGB2101010           (1 << 8)

#       define AVIVO_D1GRPH_CONTROL_32BPP_DIGITAL               (2 << 8)

#       define AVIVO_D1GRPH_CONTROL_32BPP_8B_ARGB2101010        (3 << 8)

#       define AVIVO_D1GRPH_CONTROL_64BPP_ARGB16161616          (0 << 8)

#       define AVIVO_D1GRPH_SWAP_RB                             (1 << 16)

#       define AVIVO_D1GRPH_TILED                               (1 << 20)

#       define AVIVO_D1GRPH_MACRO_ADDRESS_MODE                  (1 << 21)

#define AVIVO_D1GRPH_LUT_SEL                                    0x6108

#define AVIVO_D1GRPH_PRIMARY_SURFACE_ADDRESS                    0x6110

#define AVIVO_D1GRPH_SECONDARY_SURFACE_ADDRESS                  0x6118

#define AVIVO_D1GRPH_PITCH                                      0x6120

#define AVIVO_D1GRPH_SURFACE_OFFSET_X                           0x6124

#define AVIVO_D1GRPH_SURFACE_OFFSET_Y                           0x6128

#define AVIVO_D1GRPH_X_START                                    0x612c

#define AVIVO_D1GRPH_Y_START                                    0x6130

#define AVIVO_D1GRPH_X_END                                      0x6134

#define AVIVO_D1GRPH_Y_END                                      0x6138

#define AVIVO_D1GRPH_UPDATE                                     0x6144

#       define AVIVO_D1GRPH_UPDATE_LOCK                         (1 << 16)

#define AVIVO_D1GRPH_FLIP_CONTROL                               0x6148

#define AVIVO_D1CUR_CONTROL                     0x6400

#       define AVIVO_D1CURSOR_EN                (1 << 0)

#       define AVIVO_D1CURSOR_MODE_SHIFT        8

#       define AVIVO_D1CURSOR_MODE_MASK         (3 << 8)

#       define AVIVO_D1CURSOR_MODE_24BPP        2

#define AVIVO_D1CUR_SURFACE_ADDRESS             0x6408

#define AVIVO_D1CUR_SIZE                        0x6410

#define AVIVO_D1CUR_POSITION                    0x6414

#define AVIVO_D1CUR_HOT_SPOT                    0x6418

#define AVIVO_D1CUR_UPDATE                      0x6424

#       define AVIVO_D1CURSOR_UPDATE_LOCK       (1 << 16)

#define AVIVO_DC_LUT_RW_SELECT                  0x6480

#define AVIVO_DC_LUT_RW_MODE                    0x6484

#define AVIVO_DC_LUT_RW_INDEX                   0x6488

#define AVIVO_DC_LUT_SEQ_COLOR                  0x648c

#define AVIVO_DC_LUT_PWL_DATA                   0x6490

#define AVIVO_DC_LUT_30_COLOR                   0x6494

#define AVIVO_DC_LUT_READ_PIPE_SELECT           0x6498

#define AVIVO_DC_LUT_WRITE_EN_MASK              0x649c

#define AVIVO_DC_LUT_AUTOFILL                   0x64a0

#define AVIVO_DC_LUTA_CONTROL                   0x64c0

#define AVIVO_DC_LUTA_BLACK_OFFSET_BLUE         0x64c4

#define AVIVO_DC_LUTA_BLACK_OFFSET_GREEN        0x64c8

#define AVIVO_DC_LUTA_BLACK_OFFSET_RED          0x64cc

#define AVIVO_DC_LUTA_WHITE_OFFSET_BLUE         0x64d0

#define AVIVO_DC_LUTA_WHITE_OFFSET_GREEN        0x64d4

#define AVIVO_DC_LUTA_WHITE_OFFSET_RED          0x64d8

#define AVIVO_DC_LB_MEMORY_SPLIT                0x6520

#       define AVIVO_DC_LB_MEMORY_SPLIT_MASK    0x3

#       define AVIVO_DC_LB_MEMORY_SPLIT_SHIFT   0

#       define AVIVO_DC_LB_MEMORY_SPLIT_D1HALF_D2HALF  0

#       define AVIVO_DC_LB_MEMORY_SPLIT_D1_3Q_D2_1Q    1

#       define AVIVO_DC_LB_MEMORY_SPLIT_D1_ONLY        2

#       define AVIVO_DC_LB_MEMORY_SPLIT_D1_1Q_D2_3Q    3

#       define AVIVO_DC_LB_MEMORY_SPLIT_SHIFT_MODE (1 << 2)

#       define AVIVO_DC_LB_DISP1_END_ADR_SHIFT  4

#       define AVIVO_DC_LB_DISP1_END_ADR_MASK   0x7ff

#define R500_DxMODE_INT_MASK 0x6540

#define R500_D1MODE_INT_MASK (1<<0)

#define R500_D2MODE_INT_MASK (1<<8)

#define AVIVO_D1MODE_DATA_FORMAT                0x6528

#       define AVIVO_D1MODE_INTERLEAVE_EN       (1 << 0)

#define AVIVO_D1MODE_DESKTOP_HEIGHT             0x652C

#define AVIVO_D1MODE_VIEWPORT_START             0x6580

#define AVIVO_D1MODE_VIEWPORT_SIZE              0x6584

#define AVIVO_D1MODE_EXT_OVERSCAN_LEFT_RIGHT    0x6588

#define AVIVO_D1MODE_EXT_OVERSCAN_TOP_BOTTOM    0x658c

#define AVIVO_D1SCL_SCALER_ENABLE               0x6590

#define AVIVO_D1SCL_SCALER_TAP_CONTROL		0x6594

#define AVIVO_D1SCL_UPDATE                      0x65cc

#       define AVIVO_D1SCL_UPDATE_LOCK          (1 << 16)

/* second crtc */

#define AVIVO_D2CRTC_H_TOTAL					0x6800

#define AVIVO_D2CRTC_H_BLANK_START_END                          0x6804

#define AVIVO_D2CRTC_H_SYNC_A                                   0x6808

#define AVIVO_D2CRTC_H_SYNC_A_CNTL                              0x680c

#define AVIVO_D2CRTC_H_SYNC_B                                   0x6810

#define AVIVO_D2CRTC_H_SYNC_B_CNTL                              0x6814

#define AVIVO_D2CRTC_V_TOTAL					0x6820

#define AVIVO_D2CRTC_V_BLANK_START_END                          0x6824

#define AVIVO_D2CRTC_V_SYNC_A                                   0x6828

#define AVIVO_D2CRTC_V_SYNC_A_CNTL                              0x682c

#define AVIVO_D2CRTC_V_SYNC_B                                   0x6830

#define AVIVO_D2CRTC_V_SYNC_B_CNTL                              0x6834

#define AVIVO_D2CRTC_CONTROL                                    0x6880

#define AVIVO_D2CRTC_BLANK_CONTROL                              0x6884

#define AVIVO_D2CRTC_INTERLACE_CONTROL                          0x6888

#define AVIVO_D2CRTC_INTERLACE_STATUS                           0x688c

#define AVIVO_D2CRTC_STEREO_CONTROL                             0x68c4

#define AVIVO_D2GRPH_ENABLE                                     0x6900

#define AVIVO_D2GRPH_CONTROL                                    0x6904

#define AVIVO_D2GRPH_LUT_SEL                                    0x6908

#define AVIVO_D2GRPH_PRIMARY_SURFACE_ADDRESS                    0x6910

#define AVIVO_D2GRPH_SECONDARY_SURFACE_ADDRESS                  0x6918

#define AVIVO_D2GRPH_PITCH                                      0x6920

#define AVIVO_D2GRPH_SURFACE_OFFSET_X                           0x6924

#define AVIVO_D2GRPH_SURFACE_OFFSET_Y                           0x6928

#define AVIVO_D2GRPH_X_START                                    0x692c

#define AVIVO_D2GRPH_Y_START                                    0x6930

#define AVIVO_D2GRPH_X_END                                      0x6934

#define AVIVO_D2GRPH_Y_END                                      0x6938

#define AVIVO_D2GRPH_UPDATE                                     0x6944

#define AVIVO_D2GRPH_FLIP_CONTROL                               0x6948

#define AVIVO_D2CUR_CONTROL                     0x6c00

#define AVIVO_D2CUR_SURFACE_ADDRESS             0x6c08

#define AVIVO_D2CUR_SIZE                        0x6c10

#define AVIVO_D2CUR_POSITION                    0x6c14

#define AVIVO_D2MODE_VIEWPORT_START             0x6d80

#define AVIVO_D2MODE_VIEWPORT_SIZE              0x6d84

#define AVIVO_D2MODE_EXT_OVERSCAN_LEFT_RIGHT    0x6d88

#define AVIVO_D2MODE_EXT_OVERSCAN_TOP_BOTTOM    0x6d8c

#define AVIVO_D2SCL_SCALER_ENABLE               0x6d90

#define AVIVO_D2SCL_SCALER_TAP_CONTROL		0x6d94

#define AVIVO_DDIA_BIT_DEPTH_CONTROL				0x7214

#define AVIVO_DACA_ENABLE					0x7800

#	define AVIVO_DAC_ENABLE				(1 << 0)

#define AVIVO_DACA_SOURCE_SELECT				0x7804

#       define AVIVO_DAC_SOURCE_CRTC1                   (0 << 0)

#       define AVIVO_DAC_SOURCE_CRTC2                   (1 << 0)

#       define AVIVO_DAC_SOURCE_TV                      (2 << 0)

#define AVIVO_DACA_FORCE_OUTPUT_CNTL				0x783c

# define AVIVO_DACA_FORCE_OUTPUT_CNTL_FORCE_DATA_EN             (1 << 0)

# define AVIVO_DACA_FORCE_OUTPUT_CNTL_DATA_SEL_SHIFT            (8)

# define AVIVO_DACA_FORCE_OUTPUT_CNTL_DATA_SEL_BLUE             (1 << 0)

# define AVIVO_DACA_FORCE_OUTPUT_CNTL_DATA_SEL_GREEN            (1 << 1)

# define AVIVO_DACA_FORCE_OUTPUT_CNTL_DATA_SEL_RED              (1 << 2)

# define AVIVO_DACA_FORCE_OUTPUT_CNTL_DATA_ON_BLANKB_ONLY       (1 << 24)

#define AVIVO_DACA_POWERDOWN					0x7850

# define AVIVO_DACA_POWERDOWN_POWERDOWN                         (1 << 0)

# define AVIVO_DACA_POWERDOWN_BLUE                              (1 << 8)

# define AVIVO_DACA_POWERDOWN_GREEN                             (1 << 16)

# define AVIVO_DACA_POWERDOWN_RED                               (1 << 24)

#define AVIVO_DACB_ENABLE					0x7a00

#define AVIVO_DACB_SOURCE_SELECT				0x7a04

#define AVIVO_DACB_FORCE_OUTPUT_CNTL				0x7a3c

# define AVIVO_DACB_FORCE_OUTPUT_CNTL_FORCE_DATA_EN             (1 << 0)

# define AVIVO_DACB_FORCE_OUTPUT_CNTL_DATA_SEL_SHIFT            (8)

# define AVIVO_DACB_FORCE_OUTPUT_CNTL_DATA_SEL_BLUE             (1 << 0)

# define AVIVO_DACB_FORCE_OUTPUT_CNTL_DATA_SEL_GREEN            (1 << 1)

# define AVIVO_DACB_FORCE_OUTPUT_CNTL_DATA_SEL_RED              (1 << 2)

# define AVIVO_DACB_FORCE_OUTPUT_CNTL_DATA_ON_BLANKB_ONLY       (1 << 24)

#define AVIVO_DACB_POWERDOWN					0x7a50

# define AVIVO_DACB_POWERDOWN_POWERDOWN                         (1 << 0)

# define AVIVO_DACB_POWERDOWN_BLUE                              (1 << 8)

# define AVIVO_DACB_POWERDOWN_GREEN                             (1 << 16)

# define AVIVO_DACB_POWERDOWN_RED

#define AVIVO_TMDSA_CNTL                    0x7880

#   define AVIVO_TMDSA_CNTL_ENABLE               (1 << 0)

#   define AVIVO_TMDSA_CNTL_HPD_MASK             (1 << 4)

#   define AVIVO_TMDSA_CNTL_HPD_SELECT           (1 << 8)

#   define AVIVO_TMDSA_CNTL_SYNC_PHASE           (1 << 12)

#   define AVIVO_TMDSA_CNTL_PIXEL_ENCODING       (1 << 16)

#   define AVIVO_TMDSA_CNTL_DUAL_LINK_ENABLE     (1 << 24)

#   define AVIVO_TMDSA_CNTL_SWAP                 (1 << 28)

#define AVIVO_TMDSA_SOURCE_SELECT				0x7884

/* 78a8 appears to be some kind of (reasonably tolerant) clock?

 * 78d0 definitely hits the transmitter, definitely clock. */

/* MYSTERY1 This appears to control dithering? */

#define AVIVO_TMDSA_BIT_DEPTH_CONTROL		0x7894

#   define AVIVO_TMDS_BIT_DEPTH_CONTROL_TRUNCATE_EN           (1 << 0)

#   define AVIVO_TMDS_BIT_DEPTH_CONTROL_TRUNCATE_DEPTH        (1 << 4)

#   define AVIVO_TMDS_BIT_DEPTH_CONTROL_SPATIAL_DITHER_EN     (1 << 8)

#   define AVIVO_TMDS_BIT_DEPTH_CONTROL_SPATIAL_DITHER_DEPTH  (1 << 12)

#   define AVIVO_TMDS_BIT_DEPTH_CONTROL_TEMPORAL_DITHER_EN    (1 << 16)

#   define AVIVO_TMDS_BIT_DEPTH_CONTROL_TEMPORAL_DITHER_DEPTH (1 << 20)

#   define AVIVO_TMDS_BIT_DEPTH_CONTROL_TEMPORAL_LEVEL        (1 << 24)

#   define AVIVO_TMDS_BIT_DEPTH_CONTROL_TEMPORAL_DITHER_RESET (1 << 26)

#define AVIVO_TMDSA_DCBALANCER_CONTROL                  0x78d0

#   define AVIVO_TMDSA_DCBALANCER_CONTROL_EN                  (1 << 0)

#   define AVIVO_TMDSA_DCBALANCER_CONTROL_TEST_EN             (1 << 8)

#   define AVIVO_TMDSA_DCBALANCER_CONTROL_TEST_IN_SHIFT       (16)

#   define AVIVO_TMDSA_DCBALANCER_CONTROL_FORCE               (1 << 24)

#define AVIVO_TMDSA_DATA_SYNCHRONIZATION                0x78d8

#   define AVIVO_TMDSA_DATA_SYNCHRONIZATION_DSYNSEL           (1 << 0)

#   define AVIVO_TMDSA_DATA_SYNCHRONIZATION_PFREQCHG          (1 << 8)

#define AVIVO_TMDSA_CLOCK_ENABLE            0x7900

#define AVIVO_TMDSA_TRANSMITTER_ENABLE              0x7904

#   define AVIVO_TMDSA_TRANSMITTER_ENABLE_TX0_ENABLE          (1 << 0)

#   define AVIVO_TMDSA_TRANSMITTER_ENABLE_LNKC0EN             (1 << 1)

#   define AVIVO_TMDSA_TRANSMITTER_ENABLE_LNKD00EN            (1 << 2)

#   define AVIVO_TMDSA_TRANSMITTER_ENABLE_LNKD01EN            (1 << 3)

#   define AVIVO_TMDSA_TRANSMITTER_ENABLE_LNKD02EN            (1 << 4)

#   define AVIVO_TMDSA_TRANSMITTER_ENABLE_TX1_ENABLE          (1 << 8)

#   define AVIVO_TMDSA_TRANSMITTER_ENABLE_LNKD10EN            (1 << 10)

#   define AVIVO_TMDSA_TRANSMITTER_ENABLE_LNKD11EN            (1 << 11)

#   define AVIVO_TMDSA_TRANSMITTER_ENABLE_LNKD12EN            (1 << 12)

#   define AVIVO_TMDSA_TRANSMITTER_ENABLE_TX_ENABLE_HPD_MASK  (1 << 16)

#   define AVIVO_TMDSA_TRANSMITTER_ENABLE_LNKCEN_HPD_MASK     (1 << 17)

#   define AVIVO_TMDSA_TRANSMITTER_ENABLE_LNKDEN_HPD_MASK     (1 << 18)

#define AVIVO_TMDSA_TRANSMITTER_CONTROL				0x7910

#	define AVIVO_TMDSA_TRANSMITTER_CONTROL_PLL_ENABLE	(1 << 0)

#	define AVIVO_TMDSA_TRANSMITTER_CONTROL_PLL_RESET	(1 << 1)

#	define AVIVO_TMDSA_TRANSMITTER_CONTROL_PLL_HPD_MASK_SHIFT	(2)

#	define AVIVO_TMDSA_TRANSMITTER_CONTROL_IDSCKSEL	        (1 << 4)

#       define AVIVO_TMDSA_TRANSMITTER_CONTROL_BGSLEEP          (1 << 5)

#	define AVIVO_TMDSA_TRANSMITTER_CONTROL_PLL_PWRUP_SEQ_EN	(1 << 6)

#	define AVIVO_TMDSA_TRANSMITTER_CONTROL_TMCLK	        (1 << 8)

#	define AVIVO_TMDSA_TRANSMITTER_CONTROL_TMCLK_FROM_PADS	(1 << 13)

#	define AVIVO_TMDSA_TRANSMITTER_CONTROL_TDCLK	        (1 << 14)

#	define AVIVO_TMDSA_TRANSMITTER_CONTROL_TDCLK_FROM_PADS	(1 << 15)

#       define AVIVO_TMDSA_TRANSMITTER_CONTROL_CLK_PATTERN_SHIFT (16)

#	define AVIVO_TMDSA_TRANSMITTER_CONTROL_BYPASS_PLL	(1 << 28)

#       define AVIVO_TMDSA_TRANSMITTER_CONTROL_USE_CLK_DATA     (1 << 29)

#	define AVIVO_TMDSA_TRANSMITTER_CONTROL_INPUT_TEST_CLK_SEL	(1 << 31)

#define AVIVO_LVTMA_CNTL					0x7a80

#   define AVIVO_LVTMA_CNTL_ENABLE               (1 << 0)

#   define AVIVO_LVTMA_CNTL_HPD_MASK             (1 << 4)

#   define AVIVO_LVTMA_CNTL_HPD_SELECT           (1 << 8)

#   define AVIVO_LVTMA_CNTL_SYNC_PHASE           (1 << 12)

#   define AVIVO_LVTMA_CNTL_PIXEL_ENCODING       (1 << 16)

#   define AVIVO_LVTMA_CNTL_DUAL_LINK_ENABLE     (1 << 24)

#   define AVIVO_LVTMA_CNTL_SWAP                 (1 << 28)

#define AVIVO_LVTMA_SOURCE_SELECT                               0x7a84

#define AVIVO_LVTMA_COLOR_FORMAT                                0x7a88

#define AVIVO_LVTMA_BIT_DEPTH_CONTROL                           0x7a94

#   define AVIVO_LVTMA_BIT_DEPTH_CONTROL_TRUNCATE_EN           (1 << 0)

#   define AVIVO_LVTMA_BIT_DEPTH_CONTROL_TRUNCATE_DEPTH        (1 << 4)

#   define AVIVO_LVTMA_BIT_DEPTH_CONTROL_SPATIAL_DITHER_EN     (1 << 8)

#   define AVIVO_LVTMA_BIT_DEPTH_CONTROL_SPATIAL_DITHER_DEPTH  (1 << 12)

#   define AVIVO_LVTMA_BIT_DEPTH_CONTROL_TEMPORAL_DITHER_EN    (1 << 16)

#   define AVIVO_LVTMA_BIT_DEPTH_CONTROL_TEMPORAL_DITHER_DEPTH (1 << 20)

#   define AVIVO_LVTMA_BIT_DEPTH_CONTROL_TEMPORAL_LEVEL        (1 << 24)

#   define AVIVO_LVTMA_BIT_DEPTH_CONTROL_TEMPORAL_DITHER_RESET (1 << 26)

#define AVIVO_LVTMA_DCBALANCER_CONTROL                  0x7ad0

#   define AVIVO_LVTMA_DCBALANCER_CONTROL_EN                  (1 << 0)

#   define AVIVO_LVTMA_DCBALANCER_CONTROL_TEST_EN             (1 << 8)

#   define AVIVO_LVTMA_DCBALANCER_CONTROL_TEST_IN_SHIFT       (16)

#   define AVIVO_LVTMA_DCBALANCER_CONTROL_FORCE               (1 << 24)

#define AVIVO_LVTMA_DATA_SYNCHRONIZATION                0x78d8

#   define AVIVO_LVTMA_DATA_SYNCHRONIZATION_DSYNSEL           (1 << 0)

#   define AVIVO_LVTMA_DATA_SYNCHRONIZATION_PFREQCHG          (1 << 8)

#define R500_LVTMA_CLOCK_ENABLE			0x7b00

#define R600_LVTMA_CLOCK_ENABLE			0x7b04

#define R500_LVTMA_TRANSMITTER_ENABLE              0x7b04

#define R600_LVTMA_TRANSMITTER_ENABLE              0x7b08

#   define AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKC0EN             (1 << 1)

#   define AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKD00EN            (1 << 2)

#   define AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKD01EN            (1 << 3)

#   define AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKD02EN            (1 << 4)

#   define AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKD03EN            (1 << 5)

#   define AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKC1EN             (1 << 9)

#   define AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKD10EN            (1 << 10)

#   define AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKD11EN            (1 << 11)

#   define AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKD12EN            (1 << 12)

#   define AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKCEN_HPD_MASK     (1 << 17)

#   define AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKDEN_HPD_MASK     (1 << 18)

#define R500_LVTMA_TRANSMITTER_CONTROL			        0x7b10

#define R600_LVTMA_TRANSMITTER_CONTROL			        0x7b14

#	define AVIVO_LVTMA_TRANSMITTER_CONTROL_PLL_ENABLE	  (1 << 0)

#	define AVIVO_LVTMA_TRANSMITTER_CONTROL_PLL_RESET	  (1 << 1)

#	define AVIVO_LVTMA_TRANSMITTER_CONTROL_PLL_HPD_MASK_SHIFT (2)

#	define AVIVO_LVTMA_TRANSMITTER_CONTROL_IDSCKSEL	          (1 << 4)

#       define AVIVO_LVTMA_TRANSMITTER_CONTROL_BGSLEEP            (1 << 5)

#	define AVIVO_LVTMA_TRANSMITTER_CONTROL_PLL_PWRUP_SEQ_EN	  (1 << 6)

#	define AVIVO_LVTMA_TRANSMITTER_CONTROL_TMCLK	          (1 << 8)

#	define AVIVO_LVTMA_TRANSMITTER_CONTROL_TMCLK_FROM_PADS	  (1 << 13)

#	define AVIVO_LVTMA_TRANSMITTER_CONTROL_TDCLK	          (1 << 14)

#	define AVIVO_LVTMA_TRANSMITTER_CONTROL_TDCLK_FROM_PADS	  (1 << 15)

#       define AVIVO_LVTMA_TRANSMITTER_CONTROL_CLK_PATTERN_SHIFT  (16)

#	define AVIVO_LVTMA_TRANSMITTER_CONTROL_BYPASS_PLL	  (1 << 28)

#       define AVIVO_LVTMA_TRANSMITTER_CONTROL_USE_CLK_DATA       (1 << 29)

#	define AVIVO_LVTMA_TRANSMITTER_CONTROL_INPUT_TEST_CLK_SEL (1 << 31)

#define R500_LVTMA_PWRSEQ_CNTL						0x7af0

#define R600_LVTMA_PWRSEQ_CNTL						0x7af4

#	define AVIVO_LVTMA_PWRSEQ_EN					    (1 << 0)

#	define AVIVO_LVTMA_PWRSEQ_PLL_ENABLE_MASK			    (1 << 2)

#	define AVIVO_LVTMA_PWRSEQ_PLL_RESET_MASK			    (1 << 3)

#	define AVIVO_LVTMA_PWRSEQ_TARGET_STATE				    (1 << 4)

#	define AVIVO_LVTMA_SYNCEN					    (1 << 8)

#	define AVIVO_LVTMA_SYNCEN_OVRD					    (1 << 9)

#	define AVIVO_LVTMA_SYNCEN_POL					    (1 << 10)

#	define AVIVO_LVTMA_DIGON					    (1 << 16)

#	define AVIVO_LVTMA_DIGON_OVRD					    (1 << 17)

#	define AVIVO_LVTMA_DIGON_POL					    (1 << 18)

#	define AVIVO_LVTMA_BLON						    (1 << 24)

#	define AVIVO_LVTMA_BLON_OVRD					    (1 << 25)

#	define AVIVO_LVTMA_BLON_POL					    (1 << 26)

#define R500_LVTMA_PWRSEQ_STATE                        0x7af4

#define R600_LVTMA_PWRSEQ_STATE                        0x7af8

#       define AVIVO_LVTMA_PWRSEQ_STATE_TARGET_STATE_R          (1 << 0)

#       define AVIVO_LVTMA_PWRSEQ_STATE_DIGON                   (1 << 1)

#       define AVIVO_LVTMA_PWRSEQ_STATE_SYNCEN                  (1 << 2)

#       define AVIVO_LVTMA_PWRSEQ_STATE_BLON                    (1 << 3)

#       define AVIVO_LVTMA_PWRSEQ_STATE_DONE                    (1 << 4)

#       define AVIVO_LVTMA_PWRSEQ_STATE_STATUS_SHIFT            (8)

#define AVIVO_LVDS_BACKLIGHT_CNTL			0x7af8

#	define AVIVO_LVDS_BACKLIGHT_CNTL_EN			(1 << 0)

#	define AVIVO_LVDS_BACKLIGHT_LEVEL_MASK		0x0000ff00

#	define AVIVO_LVDS_BACKLIGHT_LEVEL_SHIFT		8

#define AVIVO_DVOA_BIT_DEPTH_CONTROL			0x7988

#define AVIVO_GPIO_0                        0x7e30

#define AVIVO_GPIO_1                        0x7e40

#define AVIVO_GPIO_2                        0x7e50

#define AVIVO_GPIO_3                        0x7e60

#define AVIVO_DC_GPIO_HPD_Y                 0x7e9c

#define AVIVO_I2C_STATUS					0x7d30

#	define AVIVO_I2C_STATUS_DONE				(1 << 0)

#	define AVIVO_I2C_STATUS_NACK				(1 << 1)

#	define AVIVO_I2C_STATUS_HALT				(1 << 2)

#	define AVIVO_I2C_STATUS_GO				(1 << 3)

#	define AVIVO_I2C_STATUS_MASK				0x7

/* If radeon_mm_i2c is to be believed, this is HALT, NACK, and maybe

 * DONE? */

#	define AVIVO_I2C_STATUS_CMD_RESET			0x7

#	define AVIVO_I2C_STATUS_CMD_WAIT			(1 << 3)

#define AVIVO_I2C_STOP						0x7d34

#define AVIVO_I2C_START_CNTL				0x7d38

#	define AVIVO_I2C_START						(1 << 8)

#	define AVIVO_I2C_CONNECTOR0					(0 << 16)

#	define AVIVO_I2C_CONNECTOR1					(1 << 16)

#define R520_I2C_START (1<<0)

#define R520_I2C_STOP (1<<1)

#define R520_I2C_RX (1<<2)

#define R520_I2C_EN (1<<8)

#define R520_I2C_DDC1 (0<<16)

#define R520_I2C_DDC2 (1<<16)

#define R520_I2C_DDC3 (2<<16)

#define R520_I2C_DDC_MASK (3<<16)

#define AVIVO_I2C_CONTROL2					0x7d3c

#	define AVIVO_I2C_7D3C_SIZE_SHIFT			8

#	define AVIVO_I2C_7D3C_SIZE_MASK				(0xf << 8)

#define AVIVO_I2C_CONTROL3						0x7d40

/* Reading is done 4 bytes at a time: read the bottom 8 bits from

 * 7d44, four times in a row.

 * Writing is a little more complex.  First write DATA with

 * 0xnnnnnnzz, then 0xnnnnnnyy, where nnnnnn is some non-deterministic

 * magic number, zz is, I think, the slave address, and yy is the byte

 * you want to write. */

#define AVIVO_I2C_DATA						0x7d44

#define R520_I2C_ADDR_COUNT_MASK (0x7)

#define R520_I2C_DATA_COUNT_SHIFT (8)

#define R520_I2C_DATA_COUNT_MASK (0xF00)

#define AVIVO_I2C_CNTL						0x7d50

#	define AVIVO_I2C_EN							(1 << 0)

#	define AVIVO_I2C_RESET						(1 << 8)

#endif