Subversion Repositories Kolibri OS

Rev

Rev 4104 | Rev 4280 | Go to most recent revision | Details | Compare with Previous | Last modification | View Log | RSS feed

Rev Author Line No. Line
3031 serge 1
/*
2
 * Copyright © 2011-2012 Intel Corporation
3
 *
4
 * Permission is hereby granted, free of charge, to any person obtaining a
5
 * copy of this software and associated documentation files (the "Software"),
6
 * to deal in the Software without restriction, including without limitation
7
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8
 * and/or sell copies of the Software, and to permit persons to whom the
9
 * Software is furnished to do so, subject to the following conditions:
10
 *
11
 * The above copyright notice and this permission notice (including the next
12
 * paragraph) shall be included in all copies or substantial portions of the
13
 * Software.
14
 *
15
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
18
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
21
 * IN THE SOFTWARE.
22
 *
23
 * Authors:
24
 *    Ben Widawsky 
25
 *
26
 */
27
 
28
/*
29
 * This file implements HW context support. On gen5+ a HW context consists of an
30
 * opaque GPU object which is referenced at times of context saves and restores.
31
 * With RC6 enabled, the context is also referenced as the GPU enters and exists
32
 * from RC6 (GPU has it's own internal power context, except on gen5). Though
33
 * something like a context does exist for the media ring, the code only
34
 * supports contexts for the render ring.
35
 *
36
 * In software, there is a distinction between contexts created by the user,
37
 * and the default HW context. The default HW context is used by GPU clients
38
 * that do not request setup of their own hardware context. The default
39
 * context's state is never restored to help prevent programming errors. This
40
 * would happen if a client ran and piggy-backed off another clients GPU state.
41
 * The default context only exists to give the GPU some offset to load as the
42
 * current to invoke a save of the context we actually care about. In fact, the
43
 * code could likely be constructed, albeit in a more complicated fashion, to
44
 * never use the default context, though that limits the driver's ability to
45
 * swap out, and/or destroy other contexts.
46
 *
47
 * All other contexts are created as a request by the GPU client. These contexts
48
 * store GPU state, and thus allow GPU clients to not re-emit state (and
49
 * potentially query certain state) at any time. The kernel driver makes
50
 * certain that the appropriate commands are inserted.
51
 *
52
 * The context life cycle is semi-complicated in that context BOs may live
53
 * longer than the context itself because of the way the hardware, and object
54
 * tracking works. Below is a very crude representation of the state machine
55
 * describing the context life.
56
 *                                         refcount     pincount     active
57
 * S0: initial state                          0            0           0
58
 * S1: context created                        1            0           0
59
 * S2: context is currently running           2            1           X
60
 * S3: GPU referenced, but not current        2            0           1
61
 * S4: context is current, but destroyed      1            1           0
62
 * S5: like S3, but destroyed                 1            0           1
63
 *
64
 * The most common (but not all) transitions:
65
 * S0->S1: client creates a context
66
 * S1->S2: client submits execbuf with context
67
 * S2->S3: other clients submits execbuf with context
68
 * S3->S1: context object was retired
69
 * S3->S2: clients submits another execbuf
70
 * S2->S4: context destroy called with current context
71
 * S3->S5->S0: destroy path
72
 * S4->S5->S0: destroy path on current context
73
 *
74
 * There are two confusing terms used above:
75
 *  The "current context" means the context which is currently running on the
76
 *  GPU. The GPU has loaded it's state already and has stored away the gtt
77
 *  offset of the BO. The GPU is not actively referencing the data at this
78
 *  offset, but it will on the next context switch. The only way to avoid this
79
 *  is to do a GPU reset.
80
 *
81
 *  An "active context' is one which was previously the "current context" and is
82
 *  on the active list waiting for the next context switch to occur. Until this
83
 *  happens, the object must remain at the same gtt offset. It is therefore
84
 *  possible to destroy a context, but it is still active.
85
 *
86
 */
87
 
88
#include 
89
#include 
90
#include "i915_drv.h"
91
 
92
/* This is a HW constraint. The value below is the largest known requirement
93
 * I've seen in a spec to date, and that was a workaround for a non-shipping
94
 * part. It should be safe to decrease this, but it's more future proof as is.
95
 */
96
#define CONTEXT_ALIGN (64<<10)
97
 
98
static struct i915_hw_context *
99
i915_gem_context_get(struct drm_i915_file_private *file_priv, u32 id);
100
static int do_switch(struct i915_hw_context *to);
101
 
102
static int get_context_size(struct drm_device *dev)
103
{
104
	struct drm_i915_private *dev_priv = dev->dev_private;
105
	int ret;
106
	u32 reg;
107
 
108
	switch (INTEL_INFO(dev)->gen) {
109
	case 6:
110
		reg = I915_READ(CXT_SIZE);
111
		ret = GEN6_CXT_TOTAL_SIZE(reg) * 64;
112
		break;
113
	case 7:
114
		reg = I915_READ(GEN7_CXT_SIZE);
115
		if (IS_HASWELL(dev))
4104 Serge 116
			ret = HSW_CXT_TOTAL_SIZE;
3031 serge 117
		else
118
			ret = GEN7_CXT_TOTAL_SIZE(reg) * 64;
119
		break;
120
	default:
121
		BUG();
122
	}
123
 
124
	return ret;
125
}
126
 
4104 Serge 127
void i915_gem_context_free(struct kref *ctx_ref)
3031 serge 128
{
4104 Serge 129
	struct i915_hw_context *ctx = container_of(ctx_ref,
130
						   typeof(*ctx), ref);
3031 serge 131
 
132
	drm_gem_object_unreference(&ctx->obj->base);
133
	kfree(ctx);
134
}
135
 
136
static struct i915_hw_context *
137
create_hw_context(struct drm_device *dev,
138
		  struct drm_i915_file_private *file_priv)
139
{
140
	struct drm_i915_private *dev_priv = dev->dev_private;
141
	struct i915_hw_context *ctx;
3480 Serge 142
	int ret;
3031 serge 143
 
3243 Serge 144
	ctx = kzalloc(sizeof(*ctx), GFP_KERNEL);
3031 serge 145
	if (ctx == NULL)
146
		return ERR_PTR(-ENOMEM);
147
 
4104 Serge 148
	kref_init(&ctx->ref);
3031 serge 149
	ctx->obj = i915_gem_alloc_object(dev, dev_priv->hw_context_size);
150
	if (ctx->obj == NULL) {
151
		kfree(ctx);
152
		DRM_DEBUG_DRIVER("Context object allocated failed\n");
153
		return ERR_PTR(-ENOMEM);
154
	}
155
 
3746 Serge 156
	if (INTEL_INFO(dev)->gen >= 7) {
157
		ret = i915_gem_object_set_cache_level(ctx->obj,
4104 Serge 158
						      I915_CACHE_L3_LLC);
159
		/* Failure shouldn't ever happen this early */
160
		if (WARN_ON(ret))
3746 Serge 161
			goto err_out;
162
	}
163
 
3031 serge 164
	/* The ring associated with the context object is handled by the normal
165
	 * object tracking code. We give an initial ring value simple to pass an
166
	 * assertion in the context switch code.
167
	 */
168
	ctx->ring = &dev_priv->ring[RCS];
169
 
170
	/* Default context will never have a file_priv */
171
	if (file_priv == NULL)
172
		return ctx;
173
 
3480 Serge 174
	ret = idr_alloc(&file_priv->context_idr, ctx, DEFAULT_CONTEXT_ID + 1, 0,
175
			GFP_KERNEL);
176
	if (ret < 0)
3031 serge 177
		goto err_out;
4104 Serge 178
 
179
	ctx->file_priv = file_priv;
3480 Serge 180
	ctx->id = ret;
3031 serge 181
 
182
	return ctx;
183
 
184
err_out:
4104 Serge 185
	i915_gem_context_unreference(ctx);
3031 serge 186
	return ERR_PTR(ret);
187
}
188
 
189
static inline bool is_default_context(struct i915_hw_context *ctx)
190
{
191
	return (ctx == ctx->ring->default_context);
192
}
193
 
194
/**
195
 * The default context needs to exist per ring that uses contexts. It stores the
196
 * context state of the GPU for applications that don't utilize HW contexts, as
197
 * well as an idle case.
198
 */
199
static int create_default_context(struct drm_i915_private *dev_priv)
200
{
201
	struct i915_hw_context *ctx;
202
	int ret;
203
 
204
	BUG_ON(!mutex_is_locked(&dev_priv->dev->struct_mutex));
205
 
206
	ctx = create_hw_context(dev_priv->dev, NULL);
207
	if (IS_ERR(ctx))
208
		return PTR_ERR(ctx);
209
 
210
	/* We may need to do things with the shrinker which require us to
211
	 * immediately switch back to the default context. This can cause a
212
	 * problem as pinning the default context also requires GTT space which
213
	 * may not be available. To avoid this we always pin the
214
	 * default context.
215
	 */
216
	dev_priv->ring[RCS].default_context = ctx;
4104 Serge 217
	ret = i915_gem_obj_ggtt_pin(ctx->obj, CONTEXT_ALIGN, false, false);
218
	if (ret) {
219
		DRM_DEBUG_DRIVER("Couldn't pin %d\n", ret);
3031 serge 220
		goto err_destroy;
4104 Serge 221
	}
3031 serge 222
 
223
	ret = do_switch(ctx);
4104 Serge 224
	if (ret) {
225
		DRM_DEBUG_DRIVER("Switch failed %d\n", ret);
3031 serge 226
		goto err_unpin;
4104 Serge 227
	}
3031 serge 228
 
229
	DRM_DEBUG_DRIVER("Default HW context loaded\n");
230
	return 0;
231
 
232
err_unpin:
233
	i915_gem_object_unpin(ctx->obj);
234
err_destroy:
4104 Serge 235
	i915_gem_context_unreference(ctx);
3031 serge 236
	return ret;
237
}
238
 
239
void i915_gem_context_init(struct drm_device *dev)
240
{
241
	struct drm_i915_private *dev_priv = dev->dev_private;
242
 
243
	if (!HAS_HW_CONTEXTS(dev)) {
244
		dev_priv->hw_contexts_disabled = true;
4104 Serge 245
		DRM_DEBUG_DRIVER("Disabling HW Contexts; old hardware\n");
3031 serge 246
		return;
247
	}
248
 
249
	/* If called from reset, or thaw... we've been here already */
250
	if (dev_priv->hw_contexts_disabled ||
251
	    dev_priv->ring[RCS].default_context)
252
		return;
253
 
3480 Serge 254
	dev_priv->hw_context_size = round_up(get_context_size(dev), 4096);
3031 serge 255
 
3480 Serge 256
	if (dev_priv->hw_context_size > (1<<20)) {
3031 serge 257
		dev_priv->hw_contexts_disabled = true;
4104 Serge 258
		DRM_DEBUG_DRIVER("Disabling HW Contexts; invalid size\n");
3031 serge 259
		return;
260
	}
261
 
262
	if (create_default_context(dev_priv)) {
263
		dev_priv->hw_contexts_disabled = true;
4104 Serge 264
		DRM_DEBUG_DRIVER("Disabling HW Contexts; create failed\n");
3031 serge 265
		return;
266
	}
267
 
268
	DRM_DEBUG_DRIVER("HW context support initialized\n");
269
}
270
 
271
void i915_gem_context_fini(struct drm_device *dev)
272
{
273
	struct drm_i915_private *dev_priv = dev->dev_private;
4104 Serge 274
	struct i915_hw_context *dctx = dev_priv->ring[RCS].default_context;
3031 serge 275
 
276
	if (dev_priv->hw_contexts_disabled)
277
		return;
278
 
279
	/* The only known way to stop the gpu from accessing the hw context is
280
	 * to reset it. Do this as the very last operation to avoid confusing
281
	 * other code, leading to spurious errors. */
4104 Serge 282
	intel_gpu_reset(dev);
3031 serge 283
 
4104 Serge 284
	i915_gem_object_unpin(dctx->obj);
3031 serge 285
 
4104 Serge 286
	/* When default context is created and switched to, base object refcount
287
	 * will be 2 (+1 from object creation and +1 from do_switch()).
288
	 * i915_gem_context_fini() will be called after gpu_idle() has switched
289
	 * to default context. So we need to unreference the base object once
290
	 * to offset the do_switch part, so that i915_gem_context_unreference()
291
	 * can then free the base object correctly. */
4246 Serge 292
	drm_gem_object_unreference(&dctx->obj->base);
293
	i915_gem_context_unreference(dctx);
3031 serge 294
}
295
 
296
static int context_idr_cleanup(int id, void *p, void *data)
297
{
298
	struct i915_hw_context *ctx = p;
299
 
300
	BUG_ON(id == DEFAULT_CONTEXT_ID);
301
 
302
 
4104 Serge 303
 
3031 serge 304
	return 0;
305
}
306
 
307
void i915_gem_context_close(struct drm_device *dev, struct drm_file *file)
308
{
309
	struct drm_i915_file_private *file_priv = file->driver_priv;
310
 
311
	mutex_lock(&dev->struct_mutex);
4246 Serge 312
	idr_for_each(&file_priv->context_idr, context_idr_cleanup, NULL);
3031 serge 313
	idr_destroy(&file_priv->context_idr);
314
	mutex_unlock(&dev->struct_mutex);
315
}
316
 
317
static struct i915_hw_context *
318
i915_gem_context_get(struct drm_i915_file_private *file_priv, u32 id)
319
{
320
	return (struct i915_hw_context *)idr_find(&file_priv->context_idr, id);
321
}
322
 
323
static inline int
324
mi_set_context(struct intel_ring_buffer *ring,
325
	       struct i915_hw_context *new_context,
326
	       u32 hw_flags)
327
{
328
	int ret;
329
 
330
	/* w/a: If Flush TLB Invalidation Mode is enabled, driver must do a TLB
331
	 * invalidation prior to MI_SET_CONTEXT. On GEN6 we don't set the value
332
	 * explicitly, so we rely on the value at ring init, stored in
333
	 * itlb_before_ctx_switch.
334
	 */
335
	if (IS_GEN6(ring->dev) && ring->itlb_before_ctx_switch) {
336
		ret = ring->flush(ring, I915_GEM_GPU_DOMAINS, 0);
337
		if (ret)
338
			return ret;
339
	}
340
 
341
	ret = intel_ring_begin(ring, 6);
342
	if (ret)
343
		return ret;
344
 
4104 Serge 345
	/* WaProgramMiArbOnOffAroundMiSetContext:ivb,vlv,hsw */
3031 serge 346
	if (IS_GEN7(ring->dev))
347
		intel_ring_emit(ring, MI_ARB_ON_OFF | MI_ARB_DISABLE);
348
	else
349
		intel_ring_emit(ring, MI_NOOP);
350
 
351
	intel_ring_emit(ring, MI_NOOP);
352
	intel_ring_emit(ring, MI_SET_CONTEXT);
4104 Serge 353
	intel_ring_emit(ring, i915_gem_obj_ggtt_offset(new_context->obj) |
3031 serge 354
			MI_MM_SPACE_GTT |
355
			MI_SAVE_EXT_STATE_EN |
356
			MI_RESTORE_EXT_STATE_EN |
357
			hw_flags);
358
	/* w/a: MI_SET_CONTEXT must always be followed by MI_NOOP */
359
	intel_ring_emit(ring, MI_NOOP);
360
 
361
	if (IS_GEN7(ring->dev))
362
		intel_ring_emit(ring, MI_ARB_ON_OFF | MI_ARB_ENABLE);
363
	else
364
		intel_ring_emit(ring, MI_NOOP);
365
 
366
	intel_ring_advance(ring);
367
 
368
	return ret;
369
}
370
 
371
static int do_switch(struct i915_hw_context *to)
372
{
373
	struct intel_ring_buffer *ring = to->ring;
4104 Serge 374
	struct i915_hw_context *from = ring->last_context;
3031 serge 375
	u32 hw_flags = 0;
376
	int ret;
377
 
4104 Serge 378
	BUG_ON(from != NULL && from->obj != NULL && from->obj->pin_count == 0);
3031 serge 379
 
4104 Serge 380
	if (from == to)
3031 serge 381
		return 0;
382
 
4104 Serge 383
	ret = i915_gem_obj_ggtt_pin(to->obj, CONTEXT_ALIGN, false, false);
3031 serge 384
	if (ret)
385
		return ret;
386
 
387
	/* Clear this page out of any CPU caches for coherent swap-in/out. Note
388
	 * that thanks to write = false in this call and us not setting any gpu
389
	 * write domains when putting a context object onto the active list
390
	 * (when switching away from it), this won't block.
391
	 * XXX: We need a real interface to do this instead of trickery. */
392
	ret = i915_gem_object_set_to_gtt_domain(to->obj, false);
393
	if (ret) {
394
		i915_gem_object_unpin(to->obj);
395
		return ret;
396
	}
397
 
398
	if (!to->obj->has_global_gtt_mapping)
399
		i915_gem_gtt_bind_object(to->obj, to->obj->cache_level);
400
 
401
	if (!to->is_initialized || is_default_context(to))
402
		hw_flags |= MI_RESTORE_INHIBIT;
4104 Serge 403
	else if (WARN_ON_ONCE(from == to)) /* not yet expected */
3031 serge 404
		hw_flags |= MI_FORCE_RESTORE;
405
 
406
	ret = mi_set_context(ring, to, hw_flags);
407
	if (ret) {
408
		i915_gem_object_unpin(to->obj);
409
		return ret;
410
	}
411
 
412
	/* The backing object for the context is done after switching to the
413
	 * *next* context. Therefore we cannot retire the previous context until
414
	 * the next context has already started running. In fact, the below code
415
	 * is a bit suboptimal because the retiring can occur simply after the
416
	 * MI_SET_CONTEXT instead of when the next seqno has completed.
417
	 */
4104 Serge 418
	if (from != NULL) {
419
		struct drm_i915_private *dev_priv = from->obj->base.dev->dev_private;
420
		struct i915_address_space *ggtt = &dev_priv->gtt.base;
421
		from->obj->base.read_domains = I915_GEM_DOMAIN_INSTRUCTION;
422
		list_move_tail(&i915_gem_obj_to_vma(from->obj, ggtt)->mm_list, &ggtt->active_list);
423
		i915_gem_object_move_to_active(from->obj, ring);
3031 serge 424
		/* As long as MI_SET_CONTEXT is serializing, ie. it flushes the
425
		 * whole damn pipeline, we don't need to explicitly mark the
426
		 * object dirty. The only exception is that the context must be
427
		 * correct in case the object gets swapped out. Ideally we'd be
428
		 * able to defer doing this until we know the object would be
429
		 * swapped, but there is no way to do that yet.
430
		 */
4104 Serge 431
		from->obj->dirty = 1;
432
		BUG_ON(from->obj->ring != ring);
3031 serge 433
 
4104 Serge 434
		ret = i915_add_request(ring, NULL);
435
		if (ret) {
436
			/* Too late, we've already scheduled a context switch.
437
			 * Try to undo the change so that the hw state is
438
			 * consistent with out tracking. In case of emergency,
439
			 * scream.
440
			 */
441
			WARN_ON(mi_set_context(ring, from, MI_RESTORE_INHIBIT));
442
			return ret;
443
		}
444
 
445
		i915_gem_object_unpin(from->obj);
446
		i915_gem_context_unreference(from);
3031 serge 447
	}
448
 
4104 Serge 449
	i915_gem_context_reference(to);
450
	ring->last_context = to;
3031 serge 451
	to->is_initialized = true;
452
 
453
	return 0;
454
}
455
 
456
/**
457
 * i915_switch_context() - perform a GPU context switch.
458
 * @ring: ring for which we'll execute the context switch
459
 * @file_priv: file_priv associated with the context, may be NULL
460
 * @id: context id number
461
 * @seqno: sequence number by which the new context will be switched to
462
 * @flags:
463
 *
464
 * The context life cycle is simple. The context refcount is incremented and
465
 * decremented by 1 and create and destroy. If the context is in use by the GPU,
466
 * it will have a refoucnt > 1. This allows us to destroy the context abstract
467
 * object while letting the normal object tracking destroy the backing BO.
468
 */
469
int i915_switch_context(struct intel_ring_buffer *ring,
470
			struct drm_file *file,
471
			int to_id)
472
{
473
	struct drm_i915_private *dev_priv = ring->dev->dev_private;
474
	struct i915_hw_context *to;
475
 
476
	if (dev_priv->hw_contexts_disabled)
477
		return 0;
478
 
4104 Serge 479
	WARN_ON(!mutex_is_locked(&dev_priv->dev->struct_mutex));
480
 
3031 serge 481
	if (ring != &dev_priv->ring[RCS])
482
		return 0;
483
 
484
	if (to_id == DEFAULT_CONTEXT_ID) {
485
		to = ring->default_context;
486
	} else {
487
		if (file == NULL)
488
			return -EINVAL;
489
 
490
		to = i915_gem_context_get(file->driver_priv, to_id);
491
		if (to == NULL)
492
			return -ENOENT;
493
	}
494
 
495
	return do_switch(to);
496
}
497
 
498
int i915_gem_context_create_ioctl(struct drm_device *dev, void *data,
499
				  struct drm_file *file)
500
{
501
	struct drm_i915_private *dev_priv = dev->dev_private;
502
	struct drm_i915_gem_context_create *args = data;
503
	struct drm_i915_file_private *file_priv = file->driver_priv;
504
	struct i915_hw_context *ctx;
505
	int ret;
506
 
507
	if (!(dev->driver->driver_features & DRIVER_GEM))
508
		return -ENODEV;
509
 
510
	if (dev_priv->hw_contexts_disabled)
511
		return -ENODEV;
512
 
513
	ret = i915_mutex_lock_interruptible(dev);
514
	if (ret)
515
		return ret;
516
 
517
	ctx = create_hw_context(dev, file_priv);
518
	mutex_unlock(&dev->struct_mutex);
519
	if (IS_ERR(ctx))
520
		return PTR_ERR(ctx);
521
 
522
	args->ctx_id = ctx->id;
523
	DRM_DEBUG_DRIVER("HW context %d created\n", args->ctx_id);
524
 
525
	return 0;
526
}
527
 
528
int i915_gem_context_destroy_ioctl(struct drm_device *dev, void *data,
529
				   struct drm_file *file)
530
{
531
	struct drm_i915_gem_context_destroy *args = data;
532
	struct drm_i915_file_private *file_priv = file->driver_priv;
533
	struct i915_hw_context *ctx;
534
	int ret;
535
 
536
	if (!(dev->driver->driver_features & DRIVER_GEM))
537
		return -ENODEV;
538
 
539
	ret = i915_mutex_lock_interruptible(dev);
540
	if (ret)
541
		return ret;
542
 
543
	ctx = i915_gem_context_get(file_priv, args->ctx_id);
544
	if (!ctx) {
545
		mutex_unlock(&dev->struct_mutex);
546
		return -ENOENT;
547
	}
548
 
4246 Serge 549
	idr_remove(&ctx->file_priv->context_idr, ctx->id);
550
	i915_gem_context_unreference(ctx);
3031 serge 551
	mutex_unlock(&dev->struct_mutex);
552
 
553
	DRM_DEBUG_DRIVER("HW context %d destroyed\n", args->ctx_id);
554
	return 0;
555
}