Subversion Repositories Kolibri OS

Rev

Rev 4280 | Rev 4398 | Go to most recent revision | Details | Compare with Previous | Last modification | View Log | RSS feed

Rev Author Line No. Line
2325 Serge 1
/* i915_drv.c -- i830,i845,i855,i865,i915 driver -*- linux-c -*-
2
 */
3
/*
4
 *
5
 * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas.
6
 * All Rights Reserved.
7
 *
8
 * Permission is hereby granted, free of charge, to any person obtaining a
9
 * copy of this software and associated documentation files (the
10
 * "Software"), to deal in the Software without restriction, including
11
 * without limitation the rights to use, copy, modify, merge, publish,
12
 * distribute, sub license, and/or sell copies of the Software, and to
13
 * permit persons to whom the Software is furnished to do so, subject to
14
 * the following conditions:
15
 *
16
 * The above copyright notice and this permission notice (including the
17
 * next paragraph) shall be included in all copies or substantial portions
18
 * of the Software.
19
 *
20
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
21
 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
22
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
23
 * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR
24
 * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
25
 * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
26
 * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
27
 *
28
 */
29
 
2330 Serge 30
//#include 
3031 serge 31
#include 
32
#include 
2330 Serge 33
#include "i915_drv.h"
4126 Serge 34
#include "i915_trace.h"
2330 Serge 35
#include "intel_drv.h"
2325 Serge 36
 
37
#include 
38
#include 
39
#include 
40
#include 
41
 
3031 serge 42
#include 
43
 
2325 Serge 44
#include 
45
 
2330 Serge 46
#define __read_mostly
2327 Serge 47
 
2338 Serge 48
int init_display_kms(struct drm_device *dev);
2330 Serge 49
 
3031 serge 50
static int i915_modeset __read_mostly = 1;
3480 Serge 51
module_param_named(modeset, i915_modeset, int, 0400);
3031 serge 52
MODULE_PARM_DESC(modeset,
53
		"Use kernel modesetting [KMS] (0=DRM_I915_KMS from .config, "
54
		"1=on, -1=force vga console preference [default])");
55
 
3746 Serge 56
unsigned int i915_fbpercrtc __always_unused = 0;
57
module_param_named(fbpercrtc, i915_fbpercrtc, int, 0400);
3031 serge 58
 
3480 Serge 59
int i915_panel_ignore_lid __read_mostly         =  1;
60
module_param_named(panel_ignore_lid, i915_panel_ignore_lid, int, 0600);
3031 serge 61
MODULE_PARM_DESC(panel_ignore_lid,
3480 Serge 62
		"Override lid status (0=autodetect, 1=autodetect disabled [default], "
63
		"-1=force lid closed, -2=force lid open)");
2330 Serge 64
 
4280 Serge 65
unsigned int i915_powersave __read_mostly = 0;
3480 Serge 66
module_param_named(powersave, i915_powersave, int, 0600);
3031 serge 67
MODULE_PARM_DESC(powersave,
68
		"Enable powersavings, fbc, downclocking, etc. (default: true)");
2330 Serge 69
 
3031 serge 70
int i915_semaphores __read_mostly = -1;
3480 Serge 71
module_param_named(semaphores, i915_semaphores, int, 0600);
3031 serge 72
MODULE_PARM_DESC(semaphores,
73
		"Use semaphores for inter-ring sync (default: -1 (use per-chip defaults))");
2330 Serge 74
 
4280 Serge 75
int i915_enable_rc6 __read_mostly = 0;
3480 Serge 76
module_param_named(i915_enable_rc6, i915_enable_rc6, int, 0400);
3031 serge 77
MODULE_PARM_DESC(i915_enable_rc6,
78
		"Enable power-saving render C-state 6. "
79
		"Different stages can be selected via bitmask values "
80
		"(0 = disable; 1 = enable rc6; 2 = enable deep rc6; 4 = enable deepest rc6). "
81
		"For example, 3 would enable rc6 and deep rc6, and 7 would enable everything. "
82
		"default: -1 (use per-chip default)");
83
 
4280 Serge 84
int i915_enable_fbc __read_mostly = 0;
3480 Serge 85
module_param_named(i915_enable_fbc, i915_enable_fbc, int, 0600);
3031 serge 86
MODULE_PARM_DESC(i915_enable_fbc,
87
		"Enable frame buffer compression for power savings "
88
		"(default: -1 (use per-chip default))");
89
 
2330 Serge 90
unsigned int i915_lvds_downclock  __read_mostly =  0;
3480 Serge 91
module_param_named(lvds_downclock, i915_lvds_downclock, int, 0400);
3031 serge 92
MODULE_PARM_DESC(lvds_downclock,
93
		"Use panel (LVDS/eDP) downclocking for power savings "
94
		"(default: false)");
2330 Serge 95
 
3031 serge 96
int i915_lvds_channel_mode __read_mostly;
3480 Serge 97
module_param_named(lvds_channel_mode, i915_lvds_channel_mode, int, 0600);
3031 serge 98
MODULE_PARM_DESC(lvds_channel_mode,
99
		 "Specify LVDS channel mode "
100
		 "(0=probe BIOS [default], 1=single-channel, 2=dual-channel)");
2330 Serge 101
 
3031 serge 102
int i915_panel_use_ssc __read_mostly = -1;
3480 Serge 103
module_param_named(lvds_use_ssc, i915_panel_use_ssc, int, 0600);
3031 serge 104
MODULE_PARM_DESC(lvds_use_ssc,
105
		"Use Spread Spectrum Clock with panels [LVDS/eDP] "
106
		"(default: auto from VBT)");
107
 
2332 Serge 108
int i915_vbt_sdvo_panel_type __read_mostly      = -1;
3480 Serge 109
module_param_named(vbt_sdvo_panel_type, i915_vbt_sdvo_panel_type, int, 0600);
3031 serge 110
MODULE_PARM_DESC(vbt_sdvo_panel_type,
111
		"Override/Ignore selection of SDVO panel mode in the VBT "
112
		"(-2=ignore, -1=auto [default], index in VBT BIOS table)");
2330 Serge 113
 
3031 serge 114
static bool i915_try_reset __read_mostly = true;
3480 Serge 115
module_param_named(reset, i915_try_reset, bool, 0600);
3031 serge 116
MODULE_PARM_DESC(reset, "Attempt GPU resets (default: true)");
117
 
118
bool i915_enable_hangcheck __read_mostly = false;
3480 Serge 119
module_param_named(enable_hangcheck, i915_enable_hangcheck, bool, 0644);
3031 serge 120
MODULE_PARM_DESC(enable_hangcheck,
121
		"Periodically check GPU activity for detecting hangs. "
122
		"WARNING: Disabling this can cause system wide hangs. "
123
		"(default: true)");
124
 
3746 Serge 125
int i915_enable_ppgtt __read_mostly = 0;
3480 Serge 126
module_param_named(i915_enable_ppgtt, i915_enable_ppgtt, int, 0600);
3031 serge 127
MODULE_PARM_DESC(i915_enable_ppgtt,
128
		"Enable PPGTT (default: true)");
129
 
4104 Serge 130
int i915_enable_psr __read_mostly = 0;
131
module_param_named(enable_psr, i915_enable_psr, int, 0600);
132
MODULE_PARM_DESC(enable_psr, "Enable PSR (default: false)");
133
 
134
unsigned int i915_preliminary_hw_support __read_mostly = IS_ENABLED(CONFIG_DRM_I915_PRELIMINARY_HW_SUPPORT);
3480 Serge 135
module_param_named(preliminary_hw_support, i915_preliminary_hw_support, int, 0600);
3031 serge 136
MODULE_PARM_DESC(preliminary_hw_support,
4104 Serge 137
		"Enable preliminary hardware support.");
3031 serge 138
 
4126 Serge 139
int i915_disable_power_well __read_mostly = 1;
3482 Serge 140
module_param_named(disable_power_well, i915_disable_power_well, int, 0600);
141
MODULE_PARM_DESC(disable_power_well,
4104 Serge 142
		 "Disable the power well when possible (default: true)");
3031 serge 143
 
4104 Serge 144
int i915_enable_ips __read_mostly = 1;
145
module_param_named(enable_ips, i915_enable_ips, int, 0600);
146
MODULE_PARM_DESC(enable_ips, "Enable IPS (default: true)");
147
 
148
bool i915_fastboot __read_mostly = 0;
149
module_param_named(fastboot, i915_fastboot, bool, 0600);
150
MODULE_PARM_DESC(fastboot, "Try to skip unnecessary mode sets at boot time "
151
		 "(default: false)");
152
 
4280 Serge 153
int i915_enable_pc8 __read_mostly = 0;
4104 Serge 154
module_param_named(enable_pc8, i915_enable_pc8, int, 0600);
155
MODULE_PARM_DESC(enable_pc8, "Enable support for low power package C states (PC8+) (default: true)");
156
 
157
int i915_pc8_timeout __read_mostly = 5000;
158
module_param_named(pc8_timeout, i915_pc8_timeout, int, 0600);
159
MODULE_PARM_DESC(pc8_timeout, "Number of msecs of idleness required to enter PC8+ (default: 5000)");
160
 
161
bool i915_prefault_disable __read_mostly;
162
module_param_named(prefault_disable, i915_prefault_disable, bool, 0600);
163
MODULE_PARM_DESC(prefault_disable,
164
		"Disable page prefaulting for pread/pwrite/reloc (default:false). For developers only.");
165
 
166
static struct drm_driver driver;
167
extern int intel_agp_enabled;
168
 
2326 Serge 169
#define PCI_VENDOR_ID_INTEL        0x8086
170
 
2325 Serge 171
 
2339 Serge 172
static const struct intel_device_info intel_i915g_info = {
3746 Serge 173
	.gen = 3, .is_i915g = 1, .cursor_needs_physical = 1, .num_pipes = 2,
2339 Serge 174
	.has_overlay = 1, .overlay_needs_physical = 1,
175
};
176
static const struct intel_device_info intel_i915gm_info = {
3746 Serge 177
	.gen = 3, .is_mobile = 1, .num_pipes = 2,
2339 Serge 178
	.cursor_needs_physical = 1,
179
	.has_overlay = 1, .overlay_needs_physical = 1,
180
	.supports_tv = 1,
181
};
182
static const struct intel_device_info intel_i945g_info = {
3746 Serge 183
	.gen = 3, .has_hotplug = 1, .cursor_needs_physical = 1, .num_pipes = 2,
2339 Serge 184
	.has_overlay = 1, .overlay_needs_physical = 1,
185
};
186
static const struct intel_device_info intel_i945gm_info = {
3746 Serge 187
	.gen = 3, .is_i945gm = 1, .is_mobile = 1, .num_pipes = 2,
2339 Serge 188
	.has_hotplug = 1, .cursor_needs_physical = 1,
189
	.has_overlay = 1, .overlay_needs_physical = 1,
190
	.supports_tv = 1,
191
};