Rev 1029 | Go to most recent revision | Details | Compare with Previous | Last modification | View Log | RSS feed
| Rev | Author | Line No. | Line |
|---|---|---|---|
| 1029 | serge | 1 | |
| 2 | |||
| 3 | { |
||
| 1600 | serge | 4 | int offset; |
| 1029 | serge | 5 | u32_t addr1; |
| 6 | u32_t addr2; |
||
| 7 | u32_t mask1; |
||
| 8 | u32_t mask2; |
||
| 9 | int bits = 0; |
||
| 10 | |||
| 11 | /* |
||
| 12 | |||
| 13 | * the 6 base address registers, and 6 is the ROM base address register. |
||
| 14 | */ |
||
| 15 | if (index < 0 || index > 6) |
||
| 16 | return 0; |
||
| 17 | |||
| 18 | if (min) |
||
| 19 | |||
| 20 | |||
| 21 | /* Get the PCI offset */ |
||
| 22 | |||
| 23 | offset = PCI_MAP_ROM_REG; |
||
| 24 | else |
||
| 25 | offset = PCI_MAP_REG_START + (index << 2); |
||
| 26 | |||
| 27 | addr1 = PciRead32(bus, devfn, offset); |
||
| 28 | |||
| 29 | * Check if this is the second part of a 64 bit address. |
||
| 30 | * XXX need to check how endianness affects 64 bit addresses. |
||
| 31 | */ |
||
| 32 | if (index > 0 && index < 6) { |
||
| 33 | addr2 = PciRead32(bus, devfn, offset - 4); |
||
| 34 | if (PCI_MAP_IS_MEM(addr2) && PCI_MAP_IS64BITMEM(addr2)) |
||
| 35 | return 0; |
||
| 36 | } |
||
| 37 | |||
| 38 | if (destructive) { |
||
| 39 | |||
| 40 | mask1 = PciRead32(bus, devfn, offset); |
||
| 41 | PciWrite32(bus, devfn, offset, addr1); |
||
| 42 | } else { |
||
| 43 | mask1 = addr1; |
||
| 44 | } |
||
| 45 | |||
| 46 | /* Check if this is the first part of a 64 bit address. */ |
||
| 47 | |||
| 48 | { |
||
| 49 | if (PCIGETMEMORY(mask1) == 0) |
||
| 50 | { |
||
| 51 | addr2 = PciRead32(bus, devfn, offset + 4); |
||
| 52 | if (destructive) |
||
| 53 | { |
||
| 54 | PciWrite32(bus, devfn, offset + 4, 0xffffffff); |
||
| 55 | mask2 = PciRead32(bus, devfn, offset + 4); |
||
| 56 | PciWrite32(bus, devfn, offset + 4, addr2); |
||
| 57 | } |
||
| 58 | else |
||
| 59 | { |
||
| 60 | mask2 = addr2; |
||
| 61 | } |
||
| 62 | if (mask2 == 0) |
||
| 63 | return 0; |
||
| 64 | bits = 32; |
||
| 65 | while ((mask2 & 1) == 0) |
||
| 66 | { |
||
| 67 | bits++; |
||
| 68 | mask2 >>= 1; |
||
| 69 | } |
||
| 70 | if (bits > 32) |
||
| 71 | return bits; |
||
| 72 | } |
||
| 73 | } |
||
| 74 | if (index < 6) |
||
| 75 | if (PCI_MAP_IS_MEM(mask1)) |
||
| 76 | mask1 = PCIGETMEMORY(mask1); |
||
| 77 | else |
||
| 78 | mask1 = PCIGETIO(mask1); |
||
| 79 | else |
||
| 80 | mask1 = PCIGETROM(mask1); |
||
| 81 | if (mask1 == 0) |
||
| 82 | return 0; |
||
| 83 | bits = 0; |
||
| 84 | while ((mask1 & 1) == 0) { |
||
| 85 | bits++; |
||
| 86 | mask1 >>= 1; |
||
| 87 | } |
||
| 88 | /* I/O maps can be no larger than 8 bits */ |
||
| 89 | |||
| 90 | if ((index < 6) && PCI_MAP_IS_IO(addr1) && bits > 8) |
||
| 91 | |||
| 92 | /* ROM maps can be no larger than 24 bits */ |
||
| 93 | if (index == 6 && bits > 24) |
||
| 94 | bits = 24; |
||
| 95 | return bits; |
||
| 96 | } |
||
| 97 |