Rev 1964 | Rev 2161 | Go to most recent revision | Details | Compare with Previous | Last modification | View Log | RSS feed
Rev | Author | Line No. | Line |
---|---|---|---|
1964 | serge | 1 | /* |
2 | * pci.h |
||
3 | * |
||
4 | * PCI defines and function prototypes |
||
5 | * Copyright 1994, Drew Eckhardt |
||
6 | * Copyright 1997--1999 Martin Mares |
||
7 | * |
||
8 | * For more information, please consult the following manuals (look at |
||
9 | * http://www.pcisig.com/ for how to get them): |
||
10 | * |
||
11 | * PCI BIOS Specification |
||
12 | * PCI Local Bus Specification |
||
13 | * PCI to PCI Bridge Specification |
||
14 | * PCI System Design Guide |
||
15 | */ |
||
1408 | serge | 16 | |
1970 | serge | 17 | #ifndef LINUX_PCI_H |
18 | #define LINUX_PCI_H |
||
19 | |||
1408 | serge | 20 | #include |
21 | #include |
||
22 | |||
1628 | serge | 23 | |
1970 | serge | 24 | |
1408 | serge | 25 | #define PCI_ANY_ID (~0) |
26 | |||
27 | |||
28 | #define PCI_CLASS_NOT_DEFINED 0x0000 |
||
29 | #define PCI_CLASS_NOT_DEFINED_VGA 0x0001 |
||
30 | |||
31 | #define PCI_BASE_CLASS_STORAGE 0x01 |
||
32 | #define PCI_CLASS_STORAGE_SCSI 0x0100 |
||
33 | #define PCI_CLASS_STORAGE_IDE 0x0101 |
||
34 | #define PCI_CLASS_STORAGE_FLOPPY 0x0102 |
||
35 | #define PCI_CLASS_STORAGE_IPI 0x0103 |
||
36 | #define PCI_CLASS_STORAGE_RAID 0x0104 |
||
37 | #define PCI_CLASS_STORAGE_SATA 0x0106 |
||
38 | #define PCI_CLASS_STORAGE_SATA_AHCI 0x010601 |
||
39 | #define PCI_CLASS_STORAGE_SAS 0x0107 |
||
40 | #define PCI_CLASS_STORAGE_OTHER 0x0180 |
||
41 | |||
42 | #define PCI_BASE_CLASS_NETWORK 0x02 |
||
43 | #define PCI_CLASS_NETWORK_ETHERNET 0x0200 |
||
44 | #define PCI_CLASS_NETWORK_TOKEN_RING 0x0201 |
||
45 | #define PCI_CLASS_NETWORK_FDDI 0x0202 |
||
46 | #define PCI_CLASS_NETWORK_ATM 0x0203 |
||
47 | #define PCI_CLASS_NETWORK_OTHER 0x0280 |
||
48 | |||
49 | #define PCI_BASE_CLASS_DISPLAY 0x03 |
||
50 | #define PCI_CLASS_DISPLAY_VGA 0x0300 |
||
51 | #define PCI_CLASS_DISPLAY_XGA 0x0301 |
||
52 | #define PCI_CLASS_DISPLAY_3D 0x0302 |
||
53 | #define PCI_CLASS_DISPLAY_OTHER 0x0380 |
||
54 | |||
55 | #define PCI_BASE_CLASS_MULTIMEDIA 0x04 |
||
56 | #define PCI_CLASS_MULTIMEDIA_VIDEO 0x0400 |
||
57 | #define PCI_CLASS_MULTIMEDIA_AUDIO 0x0401 |
||
58 | #define PCI_CLASS_MULTIMEDIA_PHONE 0x0402 |
||
59 | #define PCI_CLASS_MULTIMEDIA_OTHER 0x0480 |
||
60 | |||
61 | #define PCI_BASE_CLASS_MEMORY 0x05 |
||
62 | #define PCI_CLASS_MEMORY_RAM 0x0500 |
||
63 | #define PCI_CLASS_MEMORY_FLASH 0x0501 |
||
64 | #define PCI_CLASS_MEMORY_OTHER 0x0580 |
||
65 | |||
66 | #define PCI_BASE_CLASS_BRIDGE 0x06 |
||
67 | #define PCI_CLASS_BRIDGE_HOST 0x0600 |
||
68 | #define PCI_CLASS_BRIDGE_ISA 0x0601 |
||
69 | #define PCI_CLASS_BRIDGE_EISA 0x0602 |
||
70 | #define PCI_CLASS_BRIDGE_MC 0x0603 |
||
71 | #define PCI_CLASS_BRIDGE_PCI 0x0604 |
||
72 | #define PCI_CLASS_BRIDGE_PCMCIA 0x0605 |
||
73 | #define PCI_CLASS_BRIDGE_NUBUS 0x0606 |
||
74 | #define PCI_CLASS_BRIDGE_CARDBUS 0x0607 |
||
75 | #define PCI_CLASS_BRIDGE_RACEWAY 0x0608 |
||
76 | #define PCI_CLASS_BRIDGE_OTHER 0x0680 |
||
77 | |||
78 | #define PCI_BASE_CLASS_COMMUNICATION 0x07 |
||
79 | #define PCI_CLASS_COMMUNICATION_SERIAL 0x0700 |
||
80 | #define PCI_CLASS_COMMUNICATION_PARALLEL 0x0701 |
||
81 | #define PCI_CLASS_COMMUNICATION_MULTISERIAL 0x0702 |
||
82 | #define PCI_CLASS_COMMUNICATION_MODEM 0x0703 |
||
83 | #define PCI_CLASS_COMMUNICATION_OTHER 0x0780 |
||
84 | |||
85 | #define PCI_BASE_CLASS_SYSTEM 0x08 |
||
86 | #define PCI_CLASS_SYSTEM_PIC 0x0800 |
||
87 | #define PCI_CLASS_SYSTEM_PIC_IOAPIC 0x080010 |
||
88 | #define PCI_CLASS_SYSTEM_PIC_IOXAPIC 0x080020 |
||
89 | #define PCI_CLASS_SYSTEM_DMA 0x0801 |
||
90 | #define PCI_CLASS_SYSTEM_TIMER 0x0802 |
||
91 | #define PCI_CLASS_SYSTEM_RTC 0x0803 |
||
92 | #define PCI_CLASS_SYSTEM_PCI_HOTPLUG 0x0804 |
||
93 | #define PCI_CLASS_SYSTEM_SDHCI 0x0805 |
||
94 | #define PCI_CLASS_SYSTEM_OTHER 0x0880 |
||
95 | |||
96 | #define PCI_BASE_CLASS_INPUT 0x09 |
||
97 | #define PCI_CLASS_INPUT_KEYBOARD 0x0900 |
||
98 | #define PCI_CLASS_INPUT_PEN 0x0901 |
||
99 | #define PCI_CLASS_INPUT_MOUSE 0x0902 |
||
100 | #define PCI_CLASS_INPUT_SCANNER 0x0903 |
||
101 | #define PCI_CLASS_INPUT_GAMEPORT 0x0904 |
||
102 | #define PCI_CLASS_INPUT_OTHER 0x0980 |
||
103 | |||
104 | #define PCI_BASE_CLASS_DOCKING 0x0a |
||
105 | #define PCI_CLASS_DOCKING_GENERIC 0x0a00 |
||
106 | #define PCI_CLASS_DOCKING_OTHER 0x0a80 |
||
107 | |||
108 | #define PCI_BASE_CLASS_PROCESSOR 0x0b |
||
109 | #define PCI_CLASS_PROCESSOR_386 0x0b00 |
||
110 | #define PCI_CLASS_PROCESSOR_486 0x0b01 |
||
111 | #define PCI_CLASS_PROCESSOR_PENTIUM 0x0b02 |
||
112 | #define PCI_CLASS_PROCESSOR_ALPHA 0x0b10 |
||
113 | #define PCI_CLASS_PROCESSOR_POWERPC 0x0b20 |
||
114 | #define PCI_CLASS_PROCESSOR_MIPS 0x0b30 |
||
115 | #define PCI_CLASS_PROCESSOR_CO 0x0b40 |
||
116 | |||
117 | #define PCI_BASE_CLASS_SERIAL 0x0c |
||
118 | #define PCI_CLASS_SERIAL_FIREWIRE 0x0c00 |
||
119 | #define PCI_CLASS_SERIAL_FIREWIRE_OHCI 0x0c0010 |
||
120 | #define PCI_CLASS_SERIAL_ACCESS 0x0c01 |
||
121 | #define PCI_CLASS_SERIAL_SSA 0x0c02 |
||
122 | #define PCI_CLASS_SERIAL_USB 0x0c03 |
||
123 | #define PCI_CLASS_SERIAL_USB_UHCI 0x0c0300 |
||
124 | #define PCI_CLASS_SERIAL_USB_OHCI 0x0c0310 |
||
125 | #define PCI_CLASS_SERIAL_USB_EHCI 0x0c0320 |
||
126 | #define PCI_CLASS_SERIAL_FIBER 0x0c04 |
||
127 | #define PCI_CLASS_SERIAL_SMBUS 0x0c05 |
||
128 | |||
129 | #define PCI_BASE_CLASS_WIRELESS 0x0d |
||
130 | #define PCI_CLASS_WIRELESS_RF_CONTROLLER 0x0d10 |
||
131 | #define PCI_CLASS_WIRELESS_WHCI 0x0d1010 |
||
132 | |||
133 | #define PCI_BASE_CLASS_INTELLIGENT 0x0e |
||
134 | #define PCI_CLASS_INTELLIGENT_I2O 0x0e00 |
||
135 | |||
136 | #define PCI_BASE_CLASS_SATELLITE 0x0f |
||
137 | #define PCI_CLASS_SATELLITE_TV 0x0f00 |
||
138 | #define PCI_CLASS_SATELLITE_AUDIO 0x0f01 |
||
139 | #define PCI_CLASS_SATELLITE_VOICE 0x0f03 |
||
140 | #define PCI_CLASS_SATELLITE_DATA 0x0f04 |
||
141 | |||
142 | #define PCI_BASE_CLASS_CRYPT 0x10 |
||
143 | #define PCI_CLASS_CRYPT_NETWORK 0x1000 |
||
144 | #define PCI_CLASS_CRYPT_ENTERTAINMENT 0x1001 |
||
145 | #define PCI_CLASS_CRYPT_OTHER 0x1080 |
||
146 | |||
147 | #define PCI_BASE_CLASS_SIGNAL_PROCESSING 0x11 |
||
148 | #define PCI_CLASS_SP_DPIO 0x1100 |
||
149 | #define PCI_CLASS_SP_OTHER 0x1180 |
||
150 | |||
151 | #define PCI_CLASS_OTHERS 0xff |
||
152 | |||
153 | |||
1964 | serge | 154 | /* |
155 | * Under PCI, each device has 256 bytes of configuration address space, |
||
156 | * of which the first 64 bytes are standardized as follows: |
||
157 | */ |
||
158 | #define PCI_VENDOR_ID 0x000 /* 16 bits */ |
||
159 | #define PCI_DEVICE_ID 0x002 /* 16 bits */ |
||
160 | #define PCI_COMMAND 0x004 /* 16 bits */ |
||
161 | #define PCI_COMMAND_IO 0x001 /* Enable response in I/O space */ |
||
162 | #define PCI_COMMAND_MEMORY 0x002 /* Enable response in Memory space */ |
||
163 | #define PCI_COMMAND_MASTER 0x004 /* Enable bus mastering */ |
||
164 | #define PCI_COMMAND_SPECIAL 0x008 /* Enable response to special cycles */ |
||
165 | #define PCI_COMMAND_INVALIDATE 0x010 /* Use memory write and invalidate */ |
||
166 | #define PCI_COMMAND_VGA_PALETTE 0x020 /* Enable palette snooping */ |
||
167 | #define PCI_COMMAND_PARITY 0x040 /* Enable parity checking */ |
||
168 | #define PCI_COMMAND_WAIT 0x080 /* Enable address/data stepping */ |
||
169 | #define PCI_COMMAND_SERR 0x100 /* Enable SERR */ |
||
170 | #define PCI_COMMAND_FAST_BACK 0x200 /* Enable back-to-back writes */ |
||
171 | #define PCI_COMMAND_INTX_DISABLE 0x400 /* INTx Emulation Disable */ |
||
1408 | serge | 172 | |
1964 | serge | 173 | #define PCI_STATUS 0x006 /* 16 bits */ |
174 | #define PCI_STATUS_CAP_LIST 0x010 /* Support Capability List */ |
||
175 | #define PCI_STATUS_66MHZ 0x020 /* Support 66 Mhz PCI 2.1 bus */ |
||
176 | #define PCI_STATUS_UDF 0x040 /* Support User Definable Features [obsolete] */ |
||
177 | #define PCI_STATUS_FAST_BACK 0x080 /* Accept fast-back to back */ |
||
178 | #define PCI_STATUS_PARITY 0x100 /* Detected parity error */ |
||
179 | #define PCI_STATUS_DEVSEL_MASK 0x600 /* DEVSEL timing */ |
||
180 | #define PCI_STATUS_DEVSEL_FAST 0x000 |
||
181 | #define PCI_STATUS_DEVSEL_MEDIUM 0x200 |
||
182 | #define PCI_STATUS_DEVSEL_SLOW 0x400 |
||
183 | #define PCI_STATUS_SIG_TARGET_ABORT 0x800 /* Set on target abort */ |
||
184 | #define PCI_STATUS_REC_TARGET_ABORT 0x1000 /* Master ack of " */ |
||
185 | #define PCI_STATUS_REC_MASTER_ABORT 0x2000 /* Set on master abort */ |
||
186 | #define PCI_STATUS_SIG_SYSTEM_ERROR 0x4000 /* Set when we drive SERR */ |
||
187 | #define PCI_STATUS_DETECTED_PARITY 0x8000 /* Set on parity error */ |
||
188 | |||
189 | #define PCI_CLASS_REVISION 0x08 /* High 24 bits are class, low 8 revision */ |
||
190 | #define PCI_REVISION_ID 0x08 /* Revision ID */ |
||
191 | #define PCI_CLASS_PROG 0x09 /* Reg. Level Programming Interface */ |
||
192 | #define PCI_CLASS_DEVICE 0x0a /* Device class */ |
||
193 | |||
194 | #define PCI_CACHE_LINE_SIZE 0x0c /* 8 bits */ |
||
195 | #define PCI_LATENCY_TIMER 0x0d /* 8 bits */ |
||
196 | #define PCI_HEADER_TYPE 0x0e /* 8 bits */ |
||
197 | #define PCI_HEADER_TYPE_NORMAL 0 |
||
198 | #define PCI_HEADER_TYPE_BRIDGE 1 |
||
199 | #define PCI_HEADER_TYPE_CARDBUS 2 |
||
200 | |||
201 | #define PCI_BIST 0x0f /* 8 bits */ |
||
202 | #define PCI_BIST_CODE_MASK 0x0f /* Return result */ |
||
203 | #define PCI_BIST_START 0x40 /* 1 to start BIST, 2 secs or less */ |
||
204 | #define PCI_BIST_CAPABLE 0x80 /* 1 if BIST capable */ |
||
205 | |||
206 | /* |
||
207 | * Base addresses specify locations in memory or I/O space. |
||
208 | * Decoded size can be determined by writing a value of |
||
209 | * 0xffffffff to the register, and reading it back. Only |
||
210 | * 1 bits are decoded. |
||
211 | */ |
||
212 | #define PCI_BASE_ADDRESS_0 0x10 /* 32 bits */ |
||
213 | #define PCI_BASE_ADDRESS_1 0x14 /* 32 bits [htype 0,1 only] */ |
||
214 | #define PCI_BASE_ADDRESS_2 0x18 /* 32 bits [htype 0 only] */ |
||
215 | #define PCI_BASE_ADDRESS_3 0x1c /* 32 bits */ |
||
216 | #define PCI_BASE_ADDRESS_4 0x20 /* 32 bits */ |
||
217 | #define PCI_BASE_ADDRESS_5 0x24 /* 32 bits */ |
||
218 | #define PCI_BASE_ADDRESS_SPACE 0x01 /* 0 = memory, 1 = I/O */ |
||
219 | #define PCI_BASE_ADDRESS_SPACE_IO 0x01 |
||
220 | #define PCI_BASE_ADDRESS_SPACE_MEMORY 0x00 |
||
221 | #define PCI_BASE_ADDRESS_MEM_TYPE_MASK 0x06 |
||
222 | #define PCI_BASE_ADDRESS_MEM_TYPE_32 0x00 /* 32 bit address */ |
||
223 | #define PCI_BASE_ADDRESS_MEM_TYPE_1M 0x02 /* Below 1M [obsolete] */ |
||
224 | #define PCI_BASE_ADDRESS_MEM_TYPE_64 0x04 /* 64 bit address */ |
||
225 | #define PCI_BASE_ADDRESS_MEM_PREFETCH 0x08 /* prefetchable? */ |
||
226 | #define PCI_BASE_ADDRESS_MEM_MASK (~0x0fUL) |
||
227 | #define PCI_BASE_ADDRESS_IO_MASK (~0x03UL) |
||
228 | /* bit 1 is reserved if address_space = 1 */ |
||
229 | |||
230 | #define PCI_ROM_ADDRESS1 0x38 /* Same as PCI_ROM_ADDRESS, but for htype 1 */ |
||
231 | |||
232 | /* Header type 0 (normal devices) */ |
||
233 | #define PCI_CARDBUS_CIS 0x28 |
||
234 | #define PCI_SUBSYSTEM_VENDOR_ID 0x2c |
||
235 | #define PCI_SUBSYSTEM_ID 0x2e |
||
236 | #define PCI_ROM_ADDRESS 0x30 /* Bits 31..11 are address, 10..1 reserved */ |
||
237 | #define PCI_ROM_ADDRESS_ENABLE 0x01 |
||
238 | #define PCI_ROM_ADDRESS_MASK (~0x7ffUL) |
||
239 | |||
240 | #define PCI_INTERRUPT_LINE 0x3c /* 8 bits */ |
||
241 | #define PCI_INTERRUPT_PIN 0x3d /* 8 bits */ |
||
242 | |||
243 | |||
244 | #define PCI_CB_SUBSYSTEM_VENDOR_ID 0x40 |
||
245 | #define PCI_CB_SUBSYSTEM_ID 0x42 |
||
246 | |||
247 | #define PCI_CAPABILITY_LIST 0x34 /* Offset of first capability list entry */ |
||
248 | #define PCI_CB_CAPABILITY_LIST 0x14 |
||
249 | /* Capability lists */ |
||
250 | |||
251 | #define PCI_CAP_LIST_ID 0 /* Capability ID */ |
||
252 | #define PCI_CAP_ID_PM 0x01 /* Power Management */ |
||
253 | #define PCI_CAP_ID_AGP 0x02 /* Accelerated Graphics Port */ |
||
254 | #define PCI_CAP_ID_VPD 0x03 /* Vital Product Data */ |
||
255 | #define PCI_CAP_ID_SLOTID 0x04 /* Slot Identification */ |
||
256 | #define PCI_CAP_ID_MSI 0x05 /* Message Signalled Interrupts */ |
||
257 | #define PCI_CAP_ID_CHSWP 0x06 /* CompactPCI HotSwap */ |
||
258 | #define PCI_CAP_ID_PCIX 0x07 /* PCI-X */ |
||
259 | #define PCI_CAP_ID_HT 0x08 /* HyperTransport */ |
||
260 | #define PCI_CAP_ID_VNDR 0x09 /* Vendor specific capability */ |
||
261 | #define PCI_CAP_ID_SHPC 0x0C /* PCI Standard Hot-Plug Controller */ |
||
262 | #define PCI_CAP_ID_EXP 0x10 /* PCI Express */ |
||
263 | #define PCI_CAP_ID_MSIX 0x11 /* MSI-X */ |
||
264 | #define PCI_CAP_LIST_NEXT 1 /* Next capability in the list */ |
||
265 | #define PCI_CAP_FLAGS 2 /* Capability defined flags (16 bits) */ |
||
266 | #define PCI_CAP_SIZEOF 4 |
||
267 | |||
268 | |||
269 | /* AGP registers */ |
||
270 | |||
271 | #define PCI_AGP_VERSION 2 /* BCD version number */ |
||
272 | #define PCI_AGP_RFU 3 /* Rest of capability flags */ |
||
273 | #define PCI_AGP_STATUS 4 /* Status register */ |
||
274 | #define PCI_AGP_STATUS_RQ_MASK 0xff000000 /* Maximum number of requests - 1 */ |
||
275 | #define PCI_AGP_STATUS_SBA 0x0200 /* Sideband addressing supported */ |
||
276 | #define PCI_AGP_STATUS_64BIT 0x0020 /* 64-bit addressing supported */ |
||
277 | #define PCI_AGP_STATUS_FW 0x0010 /* FW transfers supported */ |
||
278 | #define PCI_AGP_STATUS_RATE4 0x0004 /* 4x transfer rate supported */ |
||
279 | #define PCI_AGP_STATUS_RATE2 0x0002 /* 2x transfer rate supported */ |
||
280 | #define PCI_AGP_STATUS_RATE1 0x0001 /* 1x transfer rate supported */ |
||
281 | #define PCI_AGP_COMMAND 8 /* Control register */ |
||
282 | #define PCI_AGP_COMMAND_RQ_MASK 0xff000000 /* Master: Maximum number of requests */ |
||
283 | #define PCI_AGP_COMMAND_SBA 0x0200 /* Sideband addressing enabled */ |
||
284 | #define PCI_AGP_COMMAND_AGP 0x0100 /* Allow processing of AGP transactions */ |
||
285 | #define PCI_AGP_COMMAND_64BIT 0x0020 /* Allow processing of 64-bit addresses */ |
||
286 | #define PCI_AGP_COMMAND_FW 0x0010 /* Force FW transfers */ |
||
287 | #define PCI_AGP_COMMAND_RATE4 0x0004 /* Use 4x rate */ |
||
288 | #define PCI_AGP_COMMAND_RATE2 0x0002 /* Use 2x rate */ |
||
289 | #define PCI_AGP_COMMAND_RATE1 0x0001 /* Use 1x rate */ |
||
290 | #define PCI_AGP_SIZEOF 12 |
||
291 | |||
292 | |||
1408 | serge | 293 | #define PCI_MAP_REG_START 0x10 |
294 | #define PCI_MAP_REG_END 0x28 |
||
295 | #define PCI_MAP_ROM_REG 0x30 |
||
296 | |||
297 | #define PCI_MAP_MEMORY 0x00000000 |
||
298 | #define PCI_MAP_IO 0x00000001 |
||
299 | |||
300 | #define PCI_MAP_MEMORY_TYPE 0x00000007 |
||
301 | #define PCI_MAP_IO_TYPE 0x00000003 |
||
302 | |||
303 | #define PCI_MAP_MEMORY_TYPE_32BIT 0x00000000 |
||
304 | #define PCI_MAP_MEMORY_TYPE_32BIT_1M 0x00000002 |
||
305 | #define PCI_MAP_MEMORY_TYPE_64BIT 0x00000004 |
||
306 | #define PCI_MAP_MEMORY_TYPE_MASK 0x00000006 |
||
307 | #define PCI_MAP_MEMORY_CACHABLE 0x00000008 |
||
308 | #define PCI_MAP_MEMORY_ATTR_MASK 0x0000000e |
||
309 | #define PCI_MAP_MEMORY_ADDRESS_MASK 0xfffffff0 |
||
310 | |||
311 | #define PCI_MAP_IO_ATTR_MASK 0x00000003 |
||
312 | |||
313 | |||
314 | |||
315 | #define PCI_MAP_IS_IO(b) ((b) & PCI_MAP_IO) |
||
316 | #define PCI_MAP_IS_MEM(b) (!PCI_MAP_IS_IO(b)) |
||
317 | |||
318 | #define PCI_MAP_IS64BITMEM(b) \ |
||
319 | (((b) & PCI_MAP_MEMORY_TYPE_MASK) == PCI_MAP_MEMORY_TYPE_64BIT) |
||
320 | |||
321 | #define PCIGETMEMORY(b) ((b) & PCI_MAP_MEMORY_ADDRESS_MASK) |
||
322 | #define PCIGETMEMORY64HIGH(b) (*((CARD32*)&b + 1)) |
||
323 | #define PCIGETMEMORY64(b) \ |
||
324 | (PCIGETMEMORY(b) | ((CARD64)PCIGETMEMORY64HIGH(b) << 32)) |
||
325 | |||
326 | #define PCI_MAP_IO_ADDRESS_MASK 0xfffffffc |
||
327 | |||
328 | #define PCIGETIO(b) ((b) & PCI_MAP_IO_ADDRESS_MASK) |
||
329 | |||
330 | #define PCI_MAP_ROM_DECODE_ENABLE 0x00000001 |
||
331 | #define PCI_MAP_ROM_ADDRESS_MASK 0xfffff800 |
||
332 | |||
333 | #define PCIGETROM(b) ((b) & PCI_MAP_ROM_ADDRESS_MASK) |
||
334 | |||
335 | |||
336 | #ifndef PCI_DOM_MASK |
||
337 | # define PCI_DOM_MASK 0x0ffu |
||
338 | #endif |
||
339 | #define PCI_DOMBUS_MASK (((PCI_DOM_MASK) << 8) | 0x0ffu) |
||
340 | |||
341 | #define PCI_MAKE_TAG(b,d,f) ((((b) & (PCI_DOMBUS_MASK)) << 16) | \ |
||
342 | (((d) & 0x00001fu) << 11) | \ |
||
343 | (((f) & 0x000007u) << 8)) |
||
344 | |||
345 | #define PCI_BUS_FROM_TAG(tag) (((tag) >> 16) & (PCI_DOMBUS_MASK)) |
||
346 | #define PCI_DEV_FROM_TAG(tag) (((tag) & 0x0000f800u) >> 11) |
||
347 | #define PCI_FUNC_FROM_TAG(tag) (((tag) & 0x00000700u) >> 8) |
||
348 | #define PCI_DFN_FROM_TAG(tag) (((tag) & 0x0000ff00u) >> 8) |
||
349 | |||
350 | #define PCI_DEVFN(slot, func) ((((slot) & 0x1f) << 3) | ((func) & 0x07)) |
||
351 | #define PCI_SLOT(devfn) (((devfn) >> 3) & 0x1f) |
||
352 | #define PCI_FUNC(devfn) ((devfn) & 0x07) |
||
353 | |||
354 | |||
355 | |||
356 | typedef unsigned int PCITAG; |
||
357 | |||
358 | extern inline PCITAG |
||
359 | pciTag(int busnum, int devnum, int funcnum) |
||
360 | { |
||
361 | return(PCI_MAKE_TAG(busnum,devnum,funcnum)); |
||
362 | } |
||
363 | |||
1627 | serge | 364 | |
1964 | serge | 365 | struct resource |
366 | { |
||
367 | resource_size_t start; |
||
368 | resource_size_t end; |
||
369 | // const char *name; |
||
370 | unsigned long flags; |
||
371 | // struct resource *parent, *sibling, *child; |
||
372 | }; |
||
373 | |||
1408 | serge | 374 | /* |
1964 | serge | 375 | * IO resources have these defined flags. |
1627 | serge | 376 | */ |
1964 | serge | 377 | #define IORESOURCE_BITS 0x000000ff /* Bus-specific bits */ |
1627 | serge | 378 | |
1964 | serge | 379 | #define IORESOURCE_IO 0x00000100 /* Resource type */ |
380 | #define IORESOURCE_MEM 0x00000200 |
||
381 | #define IORESOURCE_IRQ 0x00000400 |
||
382 | #define IORESOURCE_DMA 0x00000800 |
||
1627 | serge | 383 | |
1964 | serge | 384 | #define IORESOURCE_PREFETCH 0x00001000 /* No side effects */ |
385 | #define IORESOURCE_READONLY 0x00002000 |
||
386 | #define IORESOURCE_CACHEABLE 0x00004000 |
||
387 | #define IORESOURCE_RANGELENGTH 0x00008000 |
||
388 | #define IORESOURCE_SHADOWABLE 0x00010000 |
||
389 | #define IORESOURCE_BUS_HAS_VGA 0x00080000 |
||
1627 | serge | 390 | |
1964 | serge | 391 | #define IORESOURCE_DISABLED 0x10000000 |
392 | #define IORESOURCE_UNSET 0x20000000 |
||
393 | #define IORESOURCE_AUTO 0x40000000 |
||
394 | #define IORESOURCE_BUSY 0x80000000 /* Driver has marked this resource busy */ |
||
1627 | serge | 395 | |
1964 | serge | 396 | /* ISA PnP IRQ specific bits (IORESOURCE_BITS) */ |
397 | #define IORESOURCE_IRQ_HIGHEDGE (1<<0) |
||
398 | #define IORESOURCE_IRQ_LOWEDGE (1<<1) |
||
399 | #define IORESOURCE_IRQ_HIGHLEVEL (1<<2) |
||
400 | #define IORESOURCE_IRQ_LOWLEVEL (1<<3) |
||
401 | #define IORESOURCE_IRQ_SHAREABLE (1<<4) |
||
1627 | serge | 402 | |
1964 | serge | 403 | /* ISA PnP DMA specific bits (IORESOURCE_BITS) */ |
404 | #define IORESOURCE_DMA_TYPE_MASK (3<<0) |
||
405 | #define IORESOURCE_DMA_8BIT (0<<0) |
||
406 | #define IORESOURCE_DMA_8AND16BIT (1<<0) |
||
407 | #define IORESOURCE_DMA_16BIT (2<<0) |
||
1627 | serge | 408 | |
1964 | serge | 409 | #define IORESOURCE_DMA_MASTER (1<<2) |
410 | #define IORESOURCE_DMA_BYTE (1<<3) |
||
411 | #define IORESOURCE_DMA_WORD (1<<4) |
||
1627 | serge | 412 | |
1964 | serge | 413 | #define IORESOURCE_DMA_SPEED_MASK (3<<6) |
414 | #define IORESOURCE_DMA_COMPATIBLE (0<<6) |
||
415 | #define IORESOURCE_DMA_TYPEA (1<<6) |
||
416 | #define IORESOURCE_DMA_TYPEB (2<<6) |
||
417 | #define IORESOURCE_DMA_TYPEF (3<<6) |
||
1627 | serge | 418 | |
1964 | serge | 419 | /* ISA PnP memory I/O specific bits (IORESOURCE_BITS) */ |
420 | #define IORESOURCE_MEM_WRITEABLE (1<<0) /* dup: IORESOURCE_READONLY */ |
||
421 | #define IORESOURCE_MEM_CACHEABLE (1<<1) /* dup: IORESOURCE_CACHEABLE */ |
||
422 | #define IORESOURCE_MEM_RANGELENGTH (1<<2) /* dup: IORESOURCE_RANGELENGTH */ |
||
423 | #define IORESOURCE_MEM_TYPE_MASK (3<<3) |
||
424 | #define IORESOURCE_MEM_8BIT (0<<3) |
||
425 | #define IORESOURCE_MEM_16BIT (1<<3) |
||
426 | #define IORESOURCE_MEM_8AND16BIT (2<<3) |
||
427 | #define IORESOURCE_MEM_32BIT (3<<3) |
||
428 | #define IORESOURCE_MEM_SHADOWABLE (1<<5) /* dup: IORESOURCE_SHADOWABLE */ |
||
429 | #define IORESOURCE_MEM_EXPANSIONROM (1<<6) |
||
430 | |||
431 | /* PCI ROM control bits (IORESOURCE_BITS) */ |
||
432 | #define IORESOURCE_ROM_ENABLE (1<<0) /* ROM is enabled, same as PCI_ROM_ADDRESS_ENABLE */ |
||
433 | #define IORESOURCE_ROM_SHADOW (1<<1) /* ROM is copy at C000:0 */ |
||
434 | #define IORESOURCE_ROM_COPY (1<<2) /* ROM is alloc'd copy, resource field overlaid */ |
||
435 | #define IORESOURCE_ROM_BIOS_COPY (1<<3) /* ROM is BIOS copy, resource field overlaid */ |
||
436 | |||
437 | /* PCI control bits. Shares IORESOURCE_BITS with above PCI ROM. */ |
||
438 | #define IORESOURCE_PCI_FIXED (1<<4) /* Do not move resource */ |
||
439 | |||
440 | |||
1627 | serge | 441 | /* |
1408 | serge | 442 | * For PCI devices, the region numbers are assigned this way: |
443 | * |
||
444 | * 0-5 standard PCI regions |
||
445 | * 6 expansion ROM |
||
446 | * 7-10 bridges: address space assigned to buses behind the bridge |
||
447 | */ |
||
448 | |||
449 | #define PCI_ROM_RESOURCE 6 |
||
450 | #define PCI_BRIDGE_RESOURCES 7 |
||
451 | #define PCI_NUM_RESOURCES 11 |
||
452 | |||
453 | #ifndef PCI_BUS_NUM_RESOURCES |
||
454 | #define PCI_BUS_NUM_RESOURCES 8 |
||
455 | #endif |
||
456 | |||
457 | #define DEVICE_COUNT_RESOURCE 12 |
||
458 | |||
459 | /* |
||
460 | * The pci_dev structure is used to describe PCI devices. |
||
461 | */ |
||
462 | struct pci_dev { |
||
1964 | serge | 463 | // struct list_head bus_list; /* node in per-bus list */ |
464 | // struct pci_bus *bus; /* bus this device is on */ |
||
465 | // struct pci_bus *subordinate; /* bus this device bridges to */ |
||
1408 | serge | 466 | |
1964 | serge | 467 | // void *sysdata; /* hook for sys-specific extension */ |
1408 | serge | 468 | // struct proc_dir_entry *procent; /* device entry in /proc/bus/pci */ |
1964 | serge | 469 | // struct pci_slot *slot; /* Physical slot this device is in */ |
470 | u32_t bus; |
||
471 | u32_t devfn; /* encoded device & function index */ |
||
472 | u16_t vendor; |
||
473 | u16_t device; |
||
474 | u16_t subsystem_vendor; |
||
475 | u16_t subsystem_device; |
||
476 | u32_t class; /* 3 bytes: (base,sub,prog-if) */ |
||
477 | uint8_t revision; /* PCI revision, low byte of class word */ |
||
478 | uint8_t hdr_type; /* PCI header type (`multi' flag masked out) */ |
||
479 | uint8_t pcie_type; /* PCI-E device/port type */ |
||
480 | uint8_t rom_base_reg; /* which config register controls the ROM */ |
||
481 | uint8_t pin; /* which interrupt pin this device uses */ |
||
1408 | serge | 482 | |
483 | // struct pci_driver *driver; /* which driver has allocated this device */ |
||
1964 | serge | 484 | uint64_t dma_mask; /* Mask of the bits of bus address this |
1408 | serge | 485 | device implements. Normally this is |
486 | 0xffffffff. You only need to change |
||
487 | this if your device has broken DMA |
||
488 | or supports 64-bit transfers. */ |
||
489 | |||
490 | // struct device_dma_parameters dma_parms; |
||
491 | |||
1964 | serge | 492 | // pci_power_t current_state; /* Current operating state. In ACPI-speak, |
493 | // this is D0-D3, D0 being fully functional, |
||
494 | // and D3 being off. */ |
||
495 | // int pm_cap; /* PM capability offset in the |
||
496 | // configuration space */ |
||
1408 | serge | 497 | unsigned int pme_support:5; /* Bitmask of states from which PME# |
498 | can be generated */ |
||
499 | unsigned int d1_support:1; /* Low power state D1 is supported */ |
||
500 | unsigned int d2_support:1; /* Low power state D2 is supported */ |
||
501 | unsigned int no_d1d2:1; /* Only allow D0 and D3 */ |
||
502 | |||
1964 | serge | 503 | // pci_channel_state_t error_state; /* current connectivity state */ |
1430 | serge | 504 | struct device dev; /* Generic device interface */ |
1408 | serge | 505 | |
1964 | serge | 506 | // int cfg_size; /* Size of configuration space */ |
1870 | serge | 507 | |
1408 | serge | 508 | /* |
509 | * Instead of touching interrupt line and base address registers |
||
510 | * directly, use the values stored here. They might be different! |
||
511 | */ |
||
512 | unsigned int irq; |
||
513 | struct resource resource[DEVICE_COUNT_RESOURCE]; /* I/O and memory regions + expansion ROMs */ |
||
514 | |||
515 | /* These fields are used by common fixups */ |
||
516 | unsigned int transparent:1; /* Transparent PCI bridge */ |
||
517 | unsigned int multifunction:1;/* Part of multi-function device */ |
||
518 | /* keep track of device state */ |
||
519 | unsigned int is_added:1; |
||
520 | unsigned int is_busmaster:1; /* device is busmaster */ |
||
521 | unsigned int no_msi:1; /* device may not use msi */ |
||
522 | unsigned int block_ucfg_access:1; /* userspace config space access is blocked */ |
||
523 | unsigned int broken_parity_status:1; /* Device generates false positive parity */ |
||
524 | unsigned int irq_reroute_variant:2; /* device needs IRQ rerouting variant */ |
||
525 | unsigned int msi_enabled:1; |
||
526 | unsigned int msix_enabled:1; |
||
527 | unsigned int ari_enabled:1; /* ARI forwarding */ |
||
528 | unsigned int is_managed:1; |
||
1964 | serge | 529 | unsigned int is_pcie:1; |
1408 | serge | 530 | unsigned int state_saved:1; |
531 | unsigned int is_physfn:1; |
||
532 | unsigned int is_virtfn:1; |
||
1964 | serge | 533 | // pci_dev_flags_t dev_flags; |
534 | // atomic_t enable_cnt; /* pci_enable_device has been called */ |
||
1408 | serge | 535 | |
536 | // u32 saved_config_space[16]; /* config space saved at suspend time */ |
||
537 | // struct hlist_head saved_cap_space; |
||
538 | // struct bin_attribute *rom_attr; /* attribute descriptor for sysfs ROM entry */ |
||
1964 | serge | 539 | // int rom_attr_enabled; /* has display of the rom attribute been enabled? */ |
1408 | serge | 540 | // struct bin_attribute *res_attr[DEVICE_COUNT_RESOURCE]; /* sysfs file for resources */ |
541 | // struct bin_attribute *res_attr_wc[DEVICE_COUNT_RESOURCE]; /* sysfs file for WC mapping of resources */ |
||
542 | }; |
||
543 | |||
544 | #define pci_resource_start(dev, bar) ((dev)->resource[(bar)].start) |
||
545 | #define pci_resource_end(dev, bar) ((dev)->resource[(bar)].end) |
||
546 | #define pci_resource_flags(dev, bar) ((dev)->resource[(bar)].flags) |
||
547 | #define pci_resource_len(dev,bar) \ |
||
548 | ((pci_resource_start((dev), (bar)) == 0 && \ |
||
549 | pci_resource_end((dev), (bar)) == \ |
||
550 | pci_resource_start((dev), (bar))) ? 0 : \ |
||
551 | \ |
||
552 | (pci_resource_end((dev), (bar)) - \ |
||
553 | pci_resource_start((dev), (bar)) + 1)) |
||
554 | |||
555 | |||
1964 | serge | 556 | |
557 | |||
1408 | serge | 558 | typedef struct |
559 | { |
||
560 | struct list_head link; |
||
561 | struct pci_dev pci_dev; |
||
562 | }pci_dev_t; |
||
563 | |||
564 | int enum_pci_devices(void); |
||
565 | |||
566 | struct pci_device_id* |
||
567 | find_pci_device(pci_dev_t* pdev, struct pci_device_id *idlist); |
||
568 | |||
569 | #define DMA_BIT_MASK(n) (((n) == 64) ? ~0ULL : ((1ULL<<(n))-1)) |
||
570 | |||
571 | int pci_set_dma_mask(struct pci_dev *dev, u64 mask); |
||
572 | |||
573 | |||
1964 | serge | 574 | #define pci_name(x) "radeon" |
1631 | serge | 575 | |
1408 | serge | 576 | #endif //__PCI__H__(n))-1)) |
577 | |||
578 |