Rev 6934 | Go to most recent revision | Details | Compare with Previous | Last modification | View Log | RSS feed
| Rev | Author | Line No. | Line |
|---|---|---|---|
| 5270 | serge | 1 | /* |
| 2 | * Defines x86 CPU feature bits |
||
| 3 | */ |
||
| 4 | #ifndef _ASM_X86_CPUFEATURE_H |
||
| 5 | #define _ASM_X86_CPUFEATURE_H |
||
| 6 | |||
| 7 | #ifndef _ASM_X86_REQUIRED_FEATURES_H |
||
| 8 | #include |
||
| 9 | #endif |
||
| 10 | |||
| 11 | #ifndef _ASM_X86_DISABLED_FEATURES_H |
||
| 12 | #include |
||
| 13 | #endif |
||
| 14 | |||
| 6936 | serge | 15 | #define NCAPINTS 16 /* N 32-bit words worth of info */ |
| 5270 | serge | 16 | #define NBUGINTS 1 /* N 32-bit bug flags */ |
| 17 | |||
| 18 | /* |
||
| 19 | * Note: If the comment begins with a quoted string, that string is used |
||
| 20 | * in /proc/cpuinfo instead of the macro name. If the string is "", |
||
| 21 | * this feature bit is not displayed in /proc/cpuinfo at all. |
||
| 22 | */ |
||
| 23 | |||
| 24 | /* Intel-defined CPU features, CPUID level 0x00000001 (edx), word 0 */ |
||
| 25 | #define X86_FEATURE_FPU ( 0*32+ 0) /* Onboard FPU */ |
||
| 26 | #define X86_FEATURE_VME ( 0*32+ 1) /* Virtual Mode Extensions */ |
||
| 27 | #define X86_FEATURE_DE ( 0*32+ 2) /* Debugging Extensions */ |
||
| 28 | #define X86_FEATURE_PSE ( 0*32+ 3) /* Page Size Extensions */ |
||
| 29 | #define X86_FEATURE_TSC ( 0*32+ 4) /* Time Stamp Counter */ |
||
| 30 | #define X86_FEATURE_MSR ( 0*32+ 5) /* Model-Specific Registers */ |
||
| 31 | #define X86_FEATURE_PAE ( 0*32+ 6) /* Physical Address Extensions */ |
||
| 32 | #define X86_FEATURE_MCE ( 0*32+ 7) /* Machine Check Exception */ |
||
| 33 | #define X86_FEATURE_CX8 ( 0*32+ 8) /* CMPXCHG8 instruction */ |
||
| 34 | #define X86_FEATURE_APIC ( 0*32+ 9) /* Onboard APIC */ |
||
| 35 | #define X86_FEATURE_SEP ( 0*32+11) /* SYSENTER/SYSEXIT */ |
||
| 36 | #define X86_FEATURE_MTRR ( 0*32+12) /* Memory Type Range Registers */ |
||
| 37 | #define X86_FEATURE_PGE ( 0*32+13) /* Page Global Enable */ |
||
| 38 | #define X86_FEATURE_MCA ( 0*32+14) /* Machine Check Architecture */ |
||
| 39 | #define X86_FEATURE_CMOV ( 0*32+15) /* CMOV instructions */ |
||
| 40 | /* (plus FCMOVcc, FCOMI with FPU) */ |
||
| 41 | #define X86_FEATURE_PAT ( 0*32+16) /* Page Attribute Table */ |
||
| 42 | #define X86_FEATURE_PSE36 ( 0*32+17) /* 36-bit PSEs */ |
||
| 43 | #define X86_FEATURE_PN ( 0*32+18) /* Processor serial number */ |
||
| 44 | #define X86_FEATURE_CLFLUSH ( 0*32+19) /* CLFLUSH instruction */ |
||
| 45 | #define X86_FEATURE_DS ( 0*32+21) /* "dts" Debug Store */ |
||
| 46 | #define X86_FEATURE_ACPI ( 0*32+22) /* ACPI via MSR */ |
||
| 47 | #define X86_FEATURE_MMX ( 0*32+23) /* Multimedia Extensions */ |
||
| 48 | #define X86_FEATURE_FXSR ( 0*32+24) /* FXSAVE/FXRSTOR, CR4.OSFXSR */ |
||
| 49 | #define X86_FEATURE_XMM ( 0*32+25) /* "sse" */ |
||
| 50 | #define X86_FEATURE_XMM2 ( 0*32+26) /* "sse2" */ |
||
| 51 | #define X86_FEATURE_SELFSNOOP ( 0*32+27) /* "ss" CPU self snoop */ |
||
| 52 | #define X86_FEATURE_HT ( 0*32+28) /* Hyper-Threading */ |
||
| 53 | #define X86_FEATURE_ACC ( 0*32+29) /* "tm" Automatic clock control */ |
||
| 54 | #define X86_FEATURE_IA64 ( 0*32+30) /* IA-64 processor */ |
||
| 55 | #define X86_FEATURE_PBE ( 0*32+31) /* Pending Break Enable */ |
||
| 56 | |||
| 57 | /* AMD-defined CPU features, CPUID level 0x80000001, word 1 */ |
||
| 58 | /* Don't duplicate feature flags which are redundant with Intel! */ |
||
| 59 | #define X86_FEATURE_SYSCALL ( 1*32+11) /* SYSCALL/SYSRET */ |
||
| 60 | #define X86_FEATURE_MP ( 1*32+19) /* MP Capable. */ |
||
| 61 | #define X86_FEATURE_NX ( 1*32+20) /* Execute Disable */ |
||
| 62 | #define X86_FEATURE_MMXEXT ( 1*32+22) /* AMD MMX extensions */ |
||
| 63 | #define X86_FEATURE_FXSR_OPT ( 1*32+25) /* FXSAVE/FXRSTOR optimizations */ |
||
| 64 | #define X86_FEATURE_GBPAGES ( 1*32+26) /* "pdpe1gb" GB pages */ |
||
| 65 | #define X86_FEATURE_RDTSCP ( 1*32+27) /* RDTSCP */ |
||
| 66 | #define X86_FEATURE_LM ( 1*32+29) /* Long Mode (x86-64) */ |
||
| 67 | #define X86_FEATURE_3DNOWEXT ( 1*32+30) /* AMD 3DNow! extensions */ |
||
| 68 | #define X86_FEATURE_3DNOW ( 1*32+31) /* 3DNow! */ |
||
| 69 | |||
| 70 | /* Transmeta-defined CPU features, CPUID level 0x80860001, word 2 */ |
||
| 71 | #define X86_FEATURE_RECOVERY ( 2*32+ 0) /* CPU in recovery mode */ |
||
| 72 | #define X86_FEATURE_LONGRUN ( 2*32+ 1) /* Longrun power control */ |
||
| 73 | #define X86_FEATURE_LRTI ( 2*32+ 3) /* LongRun table interface */ |
||
| 74 | |||
| 75 | /* Other features, Linux-defined mapping, word 3 */ |
||
| 76 | /* This range is used for feature bits which conflict or are synthesized */ |
||
| 77 | #define X86_FEATURE_CXMMX ( 3*32+ 0) /* Cyrix MMX extensions */ |
||
| 78 | #define X86_FEATURE_K6_MTRR ( 3*32+ 1) /* AMD K6 nonstandard MTRRs */ |
||
| 79 | #define X86_FEATURE_CYRIX_ARR ( 3*32+ 2) /* Cyrix ARRs (= MTRRs) */ |
||
| 80 | #define X86_FEATURE_CENTAUR_MCR ( 3*32+ 3) /* Centaur MCRs (= MTRRs) */ |
||
| 81 | /* cpu types for specific tunings: */ |
||
| 82 | #define X86_FEATURE_K8 ( 3*32+ 4) /* "" Opteron, Athlon64 */ |
||
| 83 | #define X86_FEATURE_K7 ( 3*32+ 5) /* "" Athlon */ |
||
| 84 | #define X86_FEATURE_P3 ( 3*32+ 6) /* "" P3 */ |
||
| 85 | #define X86_FEATURE_P4 ( 3*32+ 7) /* "" P4 */ |
||
| 86 | #define X86_FEATURE_CONSTANT_TSC ( 3*32+ 8) /* TSC ticks at a constant rate */ |
||
| 87 | #define X86_FEATURE_UP ( 3*32+ 9) /* smp kernel running on up */ |
||
| 88 | /* free, was #define X86_FEATURE_FXSAVE_LEAK ( 3*32+10) * "" FXSAVE leaks FOP/FIP/FOP */ |
||
| 89 | #define X86_FEATURE_ARCH_PERFMON ( 3*32+11) /* Intel Architectural PerfMon */ |
||
| 90 | #define X86_FEATURE_PEBS ( 3*32+12) /* Precise-Event Based Sampling */ |
||
| 91 | #define X86_FEATURE_BTS ( 3*32+13) /* Branch Trace Store */ |
||
| 92 | #define X86_FEATURE_SYSCALL32 ( 3*32+14) /* "" syscall in ia32 userspace */ |
||
| 93 | #define X86_FEATURE_SYSENTER32 ( 3*32+15) /* "" sysenter in ia32 userspace */ |
||
| 94 | #define X86_FEATURE_REP_GOOD ( 3*32+16) /* rep microcode works well */ |
||
| 95 | #define X86_FEATURE_MFENCE_RDTSC ( 3*32+17) /* "" Mfence synchronizes RDTSC */ |
||
| 96 | #define X86_FEATURE_LFENCE_RDTSC ( 3*32+18) /* "" Lfence synchronizes RDTSC */ |
||
| 97 | /* free, was #define X86_FEATURE_11AP ( 3*32+19) * "" Bad local APIC aka 11AP */ |
||
| 98 | #define X86_FEATURE_NOPL ( 3*32+20) /* The NOPL (0F 1F) instructions */ |
||
| 99 | #define X86_FEATURE_ALWAYS ( 3*32+21) /* "" Always-present feature */ |
||
| 100 | #define X86_FEATURE_XTOPOLOGY ( 3*32+22) /* cpu topology enum extensions */ |
||
| 101 | #define X86_FEATURE_TSC_RELIABLE ( 3*32+23) /* TSC is known to be reliable */ |
||
| 102 | #define X86_FEATURE_NONSTOP_TSC ( 3*32+24) /* TSC does not stop in C states */ |
||
| 103 | /* free, was #define X86_FEATURE_CLFLUSH_MONITOR ( 3*32+25) * "" clflush reqd with monitor */ |
||
| 104 | #define X86_FEATURE_EXTD_APICID ( 3*32+26) /* has extended APICID (8 bits) */ |
||
| 105 | #define X86_FEATURE_AMD_DCM ( 3*32+27) /* multi-node processor */ |
||
| 106 | #define X86_FEATURE_APERFMPERF ( 3*32+28) /* APERFMPERF */ |
||
| 107 | #define X86_FEATURE_EAGER_FPU ( 3*32+29) /* "eagerfpu" Non lazy FPU restore */ |
||
| 108 | #define X86_FEATURE_NONSTOP_TSC_S3 ( 3*32+30) /* TSC doesn't stop in S3 state */ |
||
| 109 | |||
| 110 | /* Intel-defined CPU features, CPUID level 0x00000001 (ecx), word 4 */ |
||
| 111 | #define X86_FEATURE_XMM3 ( 4*32+ 0) /* "pni" SSE-3 */ |
||
| 112 | #define X86_FEATURE_PCLMULQDQ ( 4*32+ 1) /* PCLMULQDQ instruction */ |
||
| 113 | #define X86_FEATURE_DTES64 ( 4*32+ 2) /* 64-bit Debug Store */ |
||
| 114 | #define X86_FEATURE_MWAIT ( 4*32+ 3) /* "monitor" Monitor/Mwait support */ |
||
| 115 | #define X86_FEATURE_DSCPL ( 4*32+ 4) /* "ds_cpl" CPL Qual. Debug Store */ |
||
| 116 | #define X86_FEATURE_VMX ( 4*32+ 5) /* Hardware virtualization */ |
||
| 117 | #define X86_FEATURE_SMX ( 4*32+ 6) /* Safer mode */ |
||
| 118 | #define X86_FEATURE_EST ( 4*32+ 7) /* Enhanced SpeedStep */ |
||
| 119 | #define X86_FEATURE_TM2 ( 4*32+ 8) /* Thermal Monitor 2 */ |
||
| 120 | #define X86_FEATURE_SSSE3 ( 4*32+ 9) /* Supplemental SSE-3 */ |
||
| 121 | #define X86_FEATURE_CID ( 4*32+10) /* Context ID */ |
||
| 6082 | serge | 122 | #define X86_FEATURE_SDBG ( 4*32+11) /* Silicon Debug */ |
| 5270 | serge | 123 | #define X86_FEATURE_FMA ( 4*32+12) /* Fused multiply-add */ |
| 124 | #define X86_FEATURE_CX16 ( 4*32+13) /* CMPXCHG16B */ |
||
| 125 | #define X86_FEATURE_XTPR ( 4*32+14) /* Send Task Priority Messages */ |
||
| 126 | #define X86_FEATURE_PDCM ( 4*32+15) /* Performance Capabilities */ |
||
| 127 | #define X86_FEATURE_PCID ( 4*32+17) /* Process Context Identifiers */ |
||
| 128 | #define X86_FEATURE_DCA ( 4*32+18) /* Direct Cache Access */ |
||
| 129 | #define X86_FEATURE_XMM4_1 ( 4*32+19) /* "sse4_1" SSE-4.1 */ |
||
| 130 | #define X86_FEATURE_XMM4_2 ( 4*32+20) /* "sse4_2" SSE-4.2 */ |
||
| 131 | #define X86_FEATURE_X2APIC ( 4*32+21) /* x2APIC */ |
||
| 132 | #define X86_FEATURE_MOVBE ( 4*32+22) /* MOVBE instruction */ |
||
| 133 | #define X86_FEATURE_POPCNT ( 4*32+23) /* POPCNT instruction */ |
||
| 134 | #define X86_FEATURE_TSC_DEADLINE_TIMER ( 4*32+24) /* Tsc deadline timer */ |
||
| 135 | #define X86_FEATURE_AES ( 4*32+25) /* AES instructions */ |
||
| 136 | #define X86_FEATURE_XSAVE ( 4*32+26) /* XSAVE/XRSTOR/XSETBV/XGETBV */ |
||
| 137 | #define X86_FEATURE_OSXSAVE ( 4*32+27) /* "" XSAVE enabled in the OS */ |
||
| 138 | #define X86_FEATURE_AVX ( 4*32+28) /* Advanced Vector Extensions */ |
||
| 139 | #define X86_FEATURE_F16C ( 4*32+29) /* 16-bit fp conversions */ |
||
| 140 | #define X86_FEATURE_RDRAND ( 4*32+30) /* The RDRAND instruction */ |
||
| 141 | #define X86_FEATURE_HYPERVISOR ( 4*32+31) /* Running on a hypervisor */ |
||
| 142 | |||
| 143 | /* VIA/Cyrix/Centaur-defined CPU features, CPUID level 0xC0000001, word 5 */ |
||
| 144 | #define X86_FEATURE_XSTORE ( 5*32+ 2) /* "rng" RNG present (xstore) */ |
||
| 145 | #define X86_FEATURE_XSTORE_EN ( 5*32+ 3) /* "rng_en" RNG enabled */ |
||
| 146 | #define X86_FEATURE_XCRYPT ( 5*32+ 6) /* "ace" on-CPU crypto (xcrypt) */ |
||
| 147 | #define X86_FEATURE_XCRYPT_EN ( 5*32+ 7) /* "ace_en" on-CPU crypto enabled */ |
||
| 148 | #define X86_FEATURE_ACE2 ( 5*32+ 8) /* Advanced Cryptography Engine v2 */ |
||
| 149 | #define X86_FEATURE_ACE2_EN ( 5*32+ 9) /* ACE v2 enabled */ |
||
| 150 | #define X86_FEATURE_PHE ( 5*32+10) /* PadLock Hash Engine */ |
||
| 151 | #define X86_FEATURE_PHE_EN ( 5*32+11) /* PHE enabled */ |
||
| 152 | #define X86_FEATURE_PMM ( 5*32+12) /* PadLock Montgomery Multiplier */ |
||
| 153 | #define X86_FEATURE_PMM_EN ( 5*32+13) /* PMM enabled */ |
||
| 154 | |||
| 155 | /* More extended AMD flags: CPUID level 0x80000001, ecx, word 6 */ |
||
| 156 | #define X86_FEATURE_LAHF_LM ( 6*32+ 0) /* LAHF/SAHF in long mode */ |
||
| 157 | #define X86_FEATURE_CMP_LEGACY ( 6*32+ 1) /* If yes HyperThreading not valid */ |
||
| 158 | #define X86_FEATURE_SVM ( 6*32+ 2) /* Secure virtual machine */ |
||
| 159 | #define X86_FEATURE_EXTAPIC ( 6*32+ 3) /* Extended APIC space */ |
||
| 160 | #define X86_FEATURE_CR8_LEGACY ( 6*32+ 4) /* CR8 in 32-bit mode */ |
||
| 161 | #define X86_FEATURE_ABM ( 6*32+ 5) /* Advanced bit manipulation */ |
||
| 162 | #define X86_FEATURE_SSE4A ( 6*32+ 6) /* SSE-4A */ |
||
| 163 | #define X86_FEATURE_MISALIGNSSE ( 6*32+ 7) /* Misaligned SSE mode */ |
||
| 164 | #define X86_FEATURE_3DNOWPREFETCH ( 6*32+ 8) /* 3DNow prefetch instructions */ |
||
| 165 | #define X86_FEATURE_OSVW ( 6*32+ 9) /* OS Visible Workaround */ |
||
| 166 | #define X86_FEATURE_IBS ( 6*32+10) /* Instruction Based Sampling */ |
||
| 167 | #define X86_FEATURE_XOP ( 6*32+11) /* extended AVX instructions */ |
||
| 168 | #define X86_FEATURE_SKINIT ( 6*32+12) /* SKINIT/STGI instructions */ |
||
| 169 | #define X86_FEATURE_WDT ( 6*32+13) /* Watchdog timer */ |
||
| 170 | #define X86_FEATURE_LWP ( 6*32+15) /* Light Weight Profiling */ |
||
| 171 | #define X86_FEATURE_FMA4 ( 6*32+16) /* 4 operands MAC instructions */ |
||
| 172 | #define X86_FEATURE_TCE ( 6*32+17) /* translation cache extension */ |
||
| 173 | #define X86_FEATURE_NODEID_MSR ( 6*32+19) /* NodeId MSR */ |
||
| 174 | #define X86_FEATURE_TBM ( 6*32+21) /* trailing bit manipulations */ |
||
| 175 | #define X86_FEATURE_TOPOEXT ( 6*32+22) /* topology extensions CPUID leafs */ |
||
| 176 | #define X86_FEATURE_PERFCTR_CORE ( 6*32+23) /* core performance counter extensions */ |
||
| 177 | #define X86_FEATURE_PERFCTR_NB ( 6*32+24) /* NB performance counter extensions */ |
||
| 6082 | serge | 178 | #define X86_FEATURE_BPEXT (6*32+26) /* data breakpoint extension */ |
| 5270 | serge | 179 | #define X86_FEATURE_PERFCTR_L2 ( 6*32+28) /* L2 performance counter extensions */ |
| 6082 | serge | 180 | #define X86_FEATURE_MWAITX ( 6*32+29) /* MWAIT extension (MONITORX/MWAITX) */ |
| 5270 | serge | 181 | |
| 182 | /* |
||
| 183 | * Auxiliary flags: Linux defined - For features scattered in various |
||
| 6936 | serge | 184 | * CPUID levels like 0x6, 0xA etc, word 7. |
| 185 | * |
||
| 186 | * Reuse free bits when adding new feature flags! |
||
| 5270 | serge | 187 | */ |
| 6936 | serge | 188 | |
| 5270 | serge | 189 | #define X86_FEATURE_CPB ( 7*32+ 2) /* AMD Core Performance Boost */ |
| 190 | #define X86_FEATURE_EPB ( 7*32+ 3) /* IA32_ENERGY_PERF_BIAS support */ |
||
| 6936 | serge | 191 | |
| 5270 | serge | 192 | #define X86_FEATURE_HW_PSTATE ( 7*32+ 8) /* AMD HW-PState */ |
| 193 | #define X86_FEATURE_PROC_FEEDBACK ( 7*32+ 9) /* AMD ProcFeedbackInterface */ |
||
| 6936 | serge | 194 | |
| 6082 | serge | 195 | #define X86_FEATURE_INTEL_PT ( 7*32+15) /* Intel Processor Trace */ |
| 5270 | serge | 196 | |
| 197 | /* Virtualization flags: Linux defined, word 8 */ |
||
| 198 | #define X86_FEATURE_TPR_SHADOW ( 8*32+ 0) /* Intel TPR Shadow */ |
||
| 199 | #define X86_FEATURE_VNMI ( 8*32+ 1) /* Intel Virtual NMI */ |
||
| 200 | #define X86_FEATURE_FLEXPRIORITY ( 8*32+ 2) /* Intel FlexPriority */ |
||
| 201 | #define X86_FEATURE_EPT ( 8*32+ 3) /* Intel Extended Page Table */ |
||
| 202 | #define X86_FEATURE_VPID ( 8*32+ 4) /* Intel Virtual Processor ID */ |
||
| 6936 | serge | 203 | |
| 5270 | serge | 204 | #define X86_FEATURE_VMMCALL ( 8*32+15) /* Prefer vmmcall to vmcall */ |
| 6082 | serge | 205 | #define X86_FEATURE_XENPV ( 8*32+16) /* "" Xen paravirtual guest */ |
| 5270 | serge | 206 | |
| 207 | |||
| 208 | /* Intel-defined CPU features, CPUID level 0x00000007:0 (ebx), word 9 */ |
||
| 209 | #define X86_FEATURE_FSGSBASE ( 9*32+ 0) /* {RD/WR}{FS/GS}BASE instructions*/ |
||
| 210 | #define X86_FEATURE_TSC_ADJUST ( 9*32+ 1) /* TSC adjustment MSR 0x3b */ |
||
| 211 | #define X86_FEATURE_BMI1 ( 9*32+ 3) /* 1st group bit manipulation extensions */ |
||
| 212 | #define X86_FEATURE_HLE ( 9*32+ 4) /* Hardware Lock Elision */ |
||
| 213 | #define X86_FEATURE_AVX2 ( 9*32+ 5) /* AVX2 instructions */ |
||
| 214 | #define X86_FEATURE_SMEP ( 9*32+ 7) /* Supervisor Mode Execution Protection */ |
||
| 215 | #define X86_FEATURE_BMI2 ( 9*32+ 8) /* 2nd group bit manipulation extensions */ |
||
| 216 | #define X86_FEATURE_ERMS ( 9*32+ 9) /* Enhanced REP MOVSB/STOSB */ |
||
| 217 | #define X86_FEATURE_INVPCID ( 9*32+10) /* Invalidate Processor Context ID */ |
||
| 218 | #define X86_FEATURE_RTM ( 9*32+11) /* Restricted Transactional Memory */ |
||
| 6082 | serge | 219 | #define X86_FEATURE_CQM ( 9*32+12) /* Cache QoS Monitoring */ |
| 5270 | serge | 220 | #define X86_FEATURE_MPX ( 9*32+14) /* Memory Protection Extension */ |
| 221 | #define X86_FEATURE_AVX512F ( 9*32+16) /* AVX-512 Foundation */ |
||
| 222 | #define X86_FEATURE_RDSEED ( 9*32+18) /* The RDSEED instruction */ |
||
| 223 | #define X86_FEATURE_ADX ( 9*32+19) /* The ADCX and ADOX instructions */ |
||
| 224 | #define X86_FEATURE_SMAP ( 9*32+20) /* Supervisor Mode Access Prevention */ |
||
| 6082 | serge | 225 | #define X86_FEATURE_PCOMMIT ( 9*32+22) /* PCOMMIT instruction */ |
| 5270 | serge | 226 | #define X86_FEATURE_CLFLUSHOPT ( 9*32+23) /* CLFLUSHOPT instruction */ |
| 6082 | serge | 227 | #define X86_FEATURE_CLWB ( 9*32+24) /* CLWB instruction */ |
| 5270 | serge | 228 | #define X86_FEATURE_AVX512PF ( 9*32+26) /* AVX-512 Prefetch */ |
| 229 | #define X86_FEATURE_AVX512ER ( 9*32+27) /* AVX-512 Exponential and Reciprocal */ |
||
| 230 | #define X86_FEATURE_AVX512CD ( 9*32+28) /* AVX-512 Conflict Detection */ |
||
| 6082 | serge | 231 | #define X86_FEATURE_SHA_NI ( 9*32+29) /* SHA1/SHA256 Instruction Extensions */ |
| 5270 | serge | 232 | |
| 233 | /* Extended state features, CPUID level 0x0000000d:1 (eax), word 10 */ |
||
| 234 | #define X86_FEATURE_XSAVEOPT (10*32+ 0) /* XSAVEOPT */ |
||
| 235 | #define X86_FEATURE_XSAVEC (10*32+ 1) /* XSAVEC */ |
||
| 236 | #define X86_FEATURE_XGETBV1 (10*32+ 2) /* XGETBV with ECX = 1 */ |
||
| 237 | #define X86_FEATURE_XSAVES (10*32+ 3) /* XSAVES/XRSTORS */ |
||
| 238 | |||
| 6082 | serge | 239 | /* Intel-defined CPU QoS Sub-leaf, CPUID level 0x0000000F:0 (edx), word 11 */ |
| 240 | #define X86_FEATURE_CQM_LLC (11*32+ 1) /* LLC QoS if 1 */ |
||
| 241 | |||
| 242 | /* Intel-defined CPU QoS Sub-leaf, CPUID level 0x0000000F:1 (edx), word 12 */ |
||
| 243 | #define X86_FEATURE_CQM_OCCUP_LLC (12*32+ 0) /* LLC occupancy monitoring if 1 */ |
||
| 244 | |||
| 245 | /* AMD-defined CPU features, CPUID level 0x80000008 (ebx), word 13 */ |
||
| 246 | #define X86_FEATURE_CLZERO (13*32+0) /* CLZERO instruction */ |
||
| 247 | |||
| 6936 | serge | 248 | /* Thermal and Power Management Leaf, CPUID level 0x00000006 (eax), word 14 */ |
| 249 | #define X86_FEATURE_DTHERM (14*32+ 0) /* Digital Thermal Sensor */ |
||
| 250 | #define X86_FEATURE_IDA (14*32+ 1) /* Intel Dynamic Acceleration */ |
||
| 251 | #define X86_FEATURE_ARAT (14*32+ 2) /* Always Running APIC Timer */ |
||
| 252 | #define X86_FEATURE_PLN (14*32+ 4) /* Intel Power Limit Notification */ |
||
| 253 | #define X86_FEATURE_PTS (14*32+ 6) /* Intel Package Thermal Status */ |
||
| 254 | #define X86_FEATURE_HWP (14*32+ 7) /* Intel Hardware P-states */ |
||
| 255 | #define X86_FEATURE_HWP_NOTIFY (14*32+ 8) /* HWP Notification */ |
||
| 256 | #define X86_FEATURE_HWP_ACT_WINDOW (14*32+ 9) /* HWP Activity Window */ |
||
| 257 | #define X86_FEATURE_HWP_EPP (14*32+10) /* HWP Energy Perf. Preference */ |
||
| 258 | #define X86_FEATURE_HWP_PKG_REQ (14*32+11) /* HWP Package Level Request */ |
||
| 259 | |||
| 260 | /* AMD SVM Feature Identification, CPUID level 0x8000000a (edx), word 15 */ |
||
| 261 | #define X86_FEATURE_NPT (15*32+ 0) /* Nested Page Table support */ |
||
| 262 | #define X86_FEATURE_LBRV (15*32+ 1) /* LBR Virtualization support */ |
||
| 263 | #define X86_FEATURE_SVML (15*32+ 2) /* "svm_lock" SVM locking MSR */ |
||
| 264 | #define X86_FEATURE_NRIPS (15*32+ 3) /* "nrip_save" SVM next_rip save */ |
||
| 265 | #define X86_FEATURE_TSCRATEMSR (15*32+ 4) /* "tsc_scale" TSC scaling support */ |
||
| 266 | #define X86_FEATURE_VMCBCLEAN (15*32+ 5) /* "vmcb_clean" VMCB clean bits support */ |
||
| 267 | #define X86_FEATURE_FLUSHBYASID (15*32+ 6) /* flush-by-ASID support */ |
||
| 268 | #define X86_FEATURE_DECODEASSISTS (15*32+ 7) /* Decode Assists support */ |
||
| 269 | #define X86_FEATURE_PAUSEFILTER (15*32+10) /* filtered pause intercept */ |
||
| 270 | #define X86_FEATURE_PFTHRESHOLD (15*32+12) /* pause filter threshold */ |
||
| 271 | |||
| 5270 | serge | 272 | /* |
| 273 | * BUG word(s) |
||
| 274 | */ |
||
| 275 | #define X86_BUG(x) (NCAPINTS*32 + (x)) |
||
| 276 | |||
| 277 | #define X86_BUG_F00F X86_BUG(0) /* Intel F00F */ |
||
| 278 | #define X86_BUG_FDIV X86_BUG(1) /* FPU FDIV */ |
||
| 279 | #define X86_BUG_COMA X86_BUG(2) /* Cyrix 6x86 coma */ |
||
| 280 | #define X86_BUG_AMD_TLB_MMATCH X86_BUG(3) /* "tlb_mmatch" AMD Erratum 383 */ |
||
| 281 | #define X86_BUG_AMD_APIC_C1E X86_BUG(4) /* "apic_c1e" AMD Erratum 400 */ |
||
| 282 | #define X86_BUG_11AP X86_BUG(5) /* Bad local APIC aka 11AP */ |
||
| 283 | #define X86_BUG_FXSAVE_LEAK X86_BUG(6) /* FXSAVE leaks FOP/FIP/FOP */ |
||
| 284 | #define X86_BUG_CLFLUSH_MONITOR X86_BUG(7) /* AAI65, CLFLUSH required before MONITOR */ |
||
| 6082 | serge | 285 | #define X86_BUG_SYSRET_SS_ATTRS X86_BUG(8) /* SYSRET doesn't fix up SS attrs */ |
| 5270 | serge | 286 | |
| 287 | #if defined(__KERNEL__) && !defined(__ASSEMBLY__) |
||
| 288 | |||
| 289 | #include |
||
| 290 | #include |
||
| 291 | |||
| 6936 | serge | 292 | enum cpuid_leafs |
| 293 | { |
||
| 294 | CPUID_1_EDX = 0, |
||
| 295 | CPUID_8000_0001_EDX, |
||
| 296 | CPUID_8086_0001_EDX, |
||
| 297 | CPUID_LNX_1, |
||
| 298 | CPUID_1_ECX, |
||
| 299 | CPUID_C000_0001_EDX, |
||
| 300 | CPUID_8000_0001_ECX, |
||
| 301 | CPUID_LNX_2, |
||
| 302 | CPUID_LNX_3, |
||
| 303 | CPUID_7_0_EBX, |
||
| 304 | CPUID_D_1_EAX, |
||
| 305 | CPUID_F_0_EDX, |
||
| 306 | CPUID_F_1_EDX, |
||
| 307 | CPUID_8000_0008_EBX, |
||
| 308 | CPUID_6_EAX, |
||
| 309 | CPUID_8000_000A_EDX, |
||
| 310 | }; |
||
| 311 | |||
| 5270 | serge | 312 | #ifdef CONFIG_X86_FEATURE_NAMES |
| 313 | extern const char * const x86_cap_flags[NCAPINTS*32]; |
||
| 314 | extern const char * const x86_power_flags[32]; |
||
| 315 | #define X86_CAP_FMT "%s" |
||
| 316 | #define x86_cap_flag(flag) x86_cap_flags[flag] |
||
| 317 | #else |
||
| 318 | #define X86_CAP_FMT "%d:%d" |
||
| 319 | #define x86_cap_flag(flag) ((flag) >> 5), ((flag) & 31) |
||
| 320 | #endif |
||
| 321 | |||
| 322 | /* |
||
| 323 | * In order to save room, we index into this array by doing |
||
| 324 | * X86_BUG_ |
||
| 325 | */ |
||
| 326 | extern const char * const x86_bug_flags[NBUGINTS*32]; |
||
| 327 | |||
| 328 | #define test_cpu_cap(c, bit) \ |
||
| 329 | test_bit(bit, (unsigned long *)((c)->x86_capability)) |
||
| 330 | |||
| 331 | #define REQUIRED_MASK_BIT_SET(bit) \ |
||
| 332 | ( (((bit)>>5)==0 && (1UL<<((bit)&31) & REQUIRED_MASK0)) || \ |
||
| 333 | (((bit)>>5)==1 && (1UL<<((bit)&31) & REQUIRED_MASK1)) || \ |
||
| 334 | (((bit)>>5)==2 && (1UL<<((bit)&31) & REQUIRED_MASK2)) || \ |
||
| 335 | (((bit)>>5)==3 && (1UL<<((bit)&31) & REQUIRED_MASK3)) || \ |
||
| 336 | (((bit)>>5)==4 && (1UL<<((bit)&31) & REQUIRED_MASK4)) || \ |
||
| 337 | (((bit)>>5)==5 && (1UL<<((bit)&31) & REQUIRED_MASK5)) || \ |
||
| 338 | (((bit)>>5)==6 && (1UL<<((bit)&31) & REQUIRED_MASK6)) || \ |
||
| 339 | (((bit)>>5)==7 && (1UL<<((bit)&31) & REQUIRED_MASK7)) || \ |
||
| 340 | (((bit)>>5)==8 && (1UL<<((bit)&31) & REQUIRED_MASK8)) || \ |
||
| 341 | (((bit)>>5)==9 && (1UL<<((bit)&31) & REQUIRED_MASK9)) ) |
||
| 342 | |||
| 343 | #define DISABLED_MASK_BIT_SET(bit) \ |
||
| 344 | ( (((bit)>>5)==0 && (1UL<<((bit)&31) & DISABLED_MASK0)) || \ |
||
| 345 | (((bit)>>5)==1 && (1UL<<((bit)&31) & DISABLED_MASK1)) || \ |
||
| 346 | (((bit)>>5)==2 && (1UL<<((bit)&31) & DISABLED_MASK2)) || \ |
||
| 347 | (((bit)>>5)==3 && (1UL<<((bit)&31) & DISABLED_MASK3)) || \ |
||
| 348 | (((bit)>>5)==4 && (1UL<<((bit)&31) & DISABLED_MASK4)) || \ |
||
| 349 | (((bit)>>5)==5 && (1UL<<((bit)&31) & DISABLED_MASK5)) || \ |
||
| 350 | (((bit)>>5)==6 && (1UL<<((bit)&31) & DISABLED_MASK6)) || \ |
||
| 351 | (((bit)>>5)==7 && (1UL<<((bit)&31) & DISABLED_MASK7)) || \ |
||
| 352 | (((bit)>>5)==8 && (1UL<<((bit)&31) & DISABLED_MASK8)) || \ |
||
| 353 | (((bit)>>5)==9 && (1UL<<((bit)&31) & DISABLED_MASK9)) ) |
||
| 354 | |||
| 355 | #define cpu_has(c, bit) \ |
||
| 356 | (__builtin_constant_p(bit) && REQUIRED_MASK_BIT_SET(bit) ? 1 : \ |
||
| 357 | test_cpu_cap(c, bit)) |
||
| 358 | |||
| 359 | #define this_cpu_has(bit) \ |
||
| 360 | (__builtin_constant_p(bit) && REQUIRED_MASK_BIT_SET(bit) ? 1 : \ |
||
| 361 | x86_this_cpu_test_bit(bit, (unsigned long *)&cpu_info.x86_capability)) |
||
| 362 | |||
| 363 | /* |
||
| 364 | * This macro is for detection of features which need kernel |
||
| 365 | * infrastructure to be used. It may *not* directly test the CPU |
||
| 366 | * itself. Use the cpu_has() family if you want true runtime |
||
| 367 | * testing of CPU features, like in hypervisor code where you are |
||
| 368 | * supporting a possible guest feature where host support for it |
||
| 369 | * is not relevant. |
||
| 370 | */ |
||
| 371 | #define cpu_feature_enabled(bit) \ |
||
| 372 | (__builtin_constant_p(bit) && DISABLED_MASK_BIT_SET(bit) ? 0 : \ |
||
| 373 | cpu_has(&boot_cpu_data, bit)) |
||
| 374 | |||
| 375 | #define boot_cpu_has(bit) cpu_has(&boot_cpu_data, bit) |
||
| 376 | |||
| 377 | #define set_cpu_cap(c, bit) set_bit(bit, (unsigned long *)((c)->x86_capability)) |
||
| 378 | #define clear_cpu_cap(c, bit) clear_bit(bit, (unsigned long *)((c)->x86_capability)) |
||
| 379 | #define setup_clear_cpu_cap(bit) do { \ |
||
| 380 | clear_cpu_cap(&boot_cpu_data, bit); \ |
||
| 381 | set_bit(bit, (unsigned long *)cpu_caps_cleared); \ |
||
| 382 | } while (0) |
||
| 383 | #define setup_force_cpu_cap(bit) do { \ |
||
| 384 | set_cpu_cap(&boot_cpu_data, bit); \ |
||
| 385 | set_bit(bit, (unsigned long *)cpu_caps_set); \ |
||
| 386 | } while (0) |
||
| 387 | |||
| 388 | #define cpu_has_fpu boot_cpu_has(X86_FEATURE_FPU) |
||
| 389 | #define cpu_has_pse boot_cpu_has(X86_FEATURE_PSE) |
||
| 390 | #define cpu_has_tsc boot_cpu_has(X86_FEATURE_TSC) |
||
| 391 | #define cpu_has_pge boot_cpu_has(X86_FEATURE_PGE) |
||
| 392 | #define cpu_has_apic boot_cpu_has(X86_FEATURE_APIC) |
||
| 393 | #define cpu_has_fxsr boot_cpu_has(X86_FEATURE_FXSR) |
||
| 394 | #define cpu_has_xmm boot_cpu_has(X86_FEATURE_XMM) |
||
| 395 | #define cpu_has_xmm2 boot_cpu_has(X86_FEATURE_XMM2) |
||
| 396 | #define cpu_has_aes boot_cpu_has(X86_FEATURE_AES) |
||
| 397 | #define cpu_has_avx boot_cpu_has(X86_FEATURE_AVX) |
||
| 398 | #define cpu_has_avx2 boot_cpu_has(X86_FEATURE_AVX2) |
||
| 399 | #define cpu_has_clflush boot_cpu_has(X86_FEATURE_CLFLUSH) |
||
| 400 | #define cpu_has_gbpages boot_cpu_has(X86_FEATURE_GBPAGES) |
||
| 401 | #define cpu_has_arch_perfmon boot_cpu_has(X86_FEATURE_ARCH_PERFMON) |
||
| 402 | #define cpu_has_pat boot_cpu_has(X86_FEATURE_PAT) |
||
| 403 | #define cpu_has_x2apic boot_cpu_has(X86_FEATURE_X2APIC) |
||
| 404 | #define cpu_has_xsave boot_cpu_has(X86_FEATURE_XSAVE) |
||
| 405 | #define cpu_has_xsaves boot_cpu_has(X86_FEATURE_XSAVES) |
||
| 406 | #define cpu_has_osxsave boot_cpu_has(X86_FEATURE_OSXSAVE) |
||
| 407 | #define cpu_has_hypervisor boot_cpu_has(X86_FEATURE_HYPERVISOR) |
||
| 6936 | serge | 408 | /* |
| 409 | * Do not add any more of those clumsy macros - use static_cpu_has_safe() for |
||
| 410 | * fast paths and boot_cpu_has() otherwise! |
||
| 411 | */ |
||
| 5270 | serge | 412 | |
| 6936 | serge | 413 | #if __GNUC__ >= 4 && defined(CONFIG_X86_FAST_FEATURE_TESTS) |
| 5270 | serge | 414 | extern void warn_pre_alternatives(void); |
| 415 | extern bool __static_cpu_has_safe(u16 bit); |
||
| 416 | |||
| 417 | /* |
||
| 418 | * Static testing of CPU features. Used the same as boot_cpu_has(). |
||
| 419 | * These are only valid after alternatives have run, but will statically |
||
| 420 | * patch the target code for additional performance. |
||
| 421 | */ |
||
| 422 | static __always_inline __pure bool __static_cpu_has(u16 bit) |
||
| 423 | { |
||
| 424 | #ifdef CC_HAVE_ASM_GOTO |
||
| 425 | |||
| 426 | #ifdef CONFIG_X86_DEBUG_STATIC_CPU_HAS |
||
| 427 | |||
| 428 | /* |
||
| 429 | * Catch too early usage of this before alternatives |
||
| 430 | * have run. |
||
| 431 | */ |
||
| 432 | asm_volatile_goto("1: jmp %l[t_warn]\n" |
||
| 433 | "2:\n" |
||
| 434 | ".section .altinstructions,\"a\"\n" |
||
| 435 | " .long 1b - .\n" |
||
| 436 | " .long 0\n" /* no replacement */ |
||
| 437 | " .word %P0\n" /* 1: do replace */ |
||
| 438 | " .byte 2b - 1b\n" /* source len */ |
||
| 439 | " .byte 0\n" /* replacement len */ |
||
| 6082 | serge | 440 | " .byte 0\n" /* pad len */ |
| 5270 | serge | 441 | ".previous\n" |
| 442 | /* skipping size check since replacement size = 0 */ |
||
| 443 | : : "i" (X86_FEATURE_ALWAYS) : : t_warn); |
||
| 444 | |||
| 445 | #endif |
||
| 446 | |||
| 447 | asm_volatile_goto("1: jmp %l[t_no]\n" |
||
| 448 | "2:\n" |
||
| 449 | ".section .altinstructions,\"a\"\n" |
||
| 450 | " .long 1b - .\n" |
||
| 451 | " .long 0\n" /* no replacement */ |
||
| 452 | " .word %P0\n" /* feature bit */ |
||
| 453 | " .byte 2b - 1b\n" /* source len */ |
||
| 454 | " .byte 0\n" /* replacement len */ |
||
| 6082 | serge | 455 | " .byte 0\n" /* pad len */ |
| 5270 | serge | 456 | ".previous\n" |
| 457 | /* skipping size check since replacement size = 0 */ |
||
| 458 | : : "i" (bit) : : t_no); |
||
| 459 | return true; |
||
| 460 | t_no: |
||
| 461 | return false; |
||
| 462 | |||
| 463 | #ifdef CONFIG_X86_DEBUG_STATIC_CPU_HAS |
||
| 464 | t_warn: |
||
| 465 | warn_pre_alternatives(); |
||
| 466 | return false; |
||
| 467 | #endif |
||
| 468 | |||
| 469 | #else /* CC_HAVE_ASM_GOTO */ |
||
| 470 | |||
| 471 | u8 flag; |
||
| 472 | /* Open-coded due to __stringify() in ALTERNATIVE() */ |
||
| 473 | asm volatile("1: movb $0,%0\n" |
||
| 474 | "2:\n" |
||
| 475 | ".section .altinstructions,\"a\"\n" |
||
| 476 | " .long 1b - .\n" |
||
| 477 | " .long 3f - .\n" |
||
| 478 | " .word %P1\n" /* feature bit */ |
||
| 479 | " .byte 2b - 1b\n" /* source len */ |
||
| 480 | " .byte 4f - 3f\n" /* replacement len */ |
||
| 6082 | serge | 481 | " .byte 0\n" /* pad len */ |
| 5270 | serge | 482 | ".previous\n" |
| 483 | ".section .discard,\"aw\",@progbits\n" |
||
| 484 | " .byte 0xff + (4f-3f) - (2b-1b)\n" /* size check */ |
||
| 485 | ".previous\n" |
||
| 486 | ".section .altinstr_replacement,\"ax\"\n" |
||
| 487 | "3: movb $1,%0\n" |
||
| 488 | "4:\n" |
||
| 489 | ".previous\n" |
||
| 490 | : "=qm" (flag) : "i" (bit)); |
||
| 491 | return flag; |
||
| 492 | |||
| 493 | #endif /* CC_HAVE_ASM_GOTO */ |
||
| 494 | } |
||
| 495 | |||
| 496 | #define static_cpu_has(bit) \ |
||
| 497 | ( \ |
||
| 498 | __builtin_constant_p(boot_cpu_has(bit)) ? \ |
||
| 499 | boot_cpu_has(bit) : \ |
||
| 500 | __builtin_constant_p(bit) ? \ |
||
| 501 | __static_cpu_has(bit) : \ |
||
| 502 | boot_cpu_has(bit) \ |
||
| 503 | ) |
||
| 504 | |||
| 505 | static __always_inline __pure bool _static_cpu_has_safe(u16 bit) |
||
| 506 | { |
||
| 507 | #ifdef CC_HAVE_ASM_GOTO |
||
| 6082 | serge | 508 | asm_volatile_goto("1: jmp %l[t_dynamic]\n" |
| 5270 | serge | 509 | "2:\n" |
| 6082 | serge | 510 | ".skip -(((5f-4f) - (2b-1b)) > 0) * " |
| 511 | "((5f-4f) - (2b-1b)),0x90\n" |
||
| 512 | "3:\n" |
||
| 5270 | serge | 513 | ".section .altinstructions,\"a\"\n" |
| 514 | " .long 1b - .\n" /* src offset */ |
||
| 6082 | serge | 515 | " .long 4f - .\n" /* repl offset */ |
| 5270 | serge | 516 | " .word %P1\n" /* always replace */ |
| 6082 | serge | 517 | " .byte 3b - 1b\n" /* src len */ |
| 518 | " .byte 5f - 4f\n" /* repl len */ |
||
| 519 | " .byte 3b - 2b\n" /* pad len */ |
||
| 5270 | serge | 520 | ".previous\n" |
| 521 | ".section .altinstr_replacement,\"ax\"\n" |
||
| 6082 | serge | 522 | "4: jmp %l[t_no]\n" |
| 523 | "5:\n" |
||
| 5270 | serge | 524 | ".previous\n" |
| 525 | ".section .altinstructions,\"a\"\n" |
||
| 526 | " .long 1b - .\n" /* src offset */ |
||
| 527 | " .long 0\n" /* no replacement */ |
||
| 528 | " .word %P0\n" /* feature bit */ |
||
| 6082 | serge | 529 | " .byte 3b - 1b\n" /* src len */ |
| 5270 | serge | 530 | " .byte 0\n" /* repl len */ |
| 6082 | serge | 531 | " .byte 0\n" /* pad len */ |
| 5270 | serge | 532 | ".previous\n" |
| 533 | : : "i" (bit), "i" (X86_FEATURE_ALWAYS) |
||
| 534 | : : t_dynamic, t_no); |
||
| 535 | return true; |
||
| 536 | t_no: |
||
| 537 | return false; |
||
| 538 | t_dynamic: |
||
| 539 | return __static_cpu_has_safe(bit); |
||
| 540 | #else |
||
| 541 | u8 flag; |
||
| 542 | /* Open-coded due to __stringify() in ALTERNATIVE() */ |
||
| 543 | asm volatile("1: movb $2,%0\n" |
||
| 544 | "2:\n" |
||
| 545 | ".section .altinstructions,\"a\"\n" |
||
| 546 | " .long 1b - .\n" /* src offset */ |
||
| 547 | " .long 3f - .\n" /* repl offset */ |
||
| 548 | " .word %P2\n" /* always replace */ |
||
| 549 | " .byte 2b - 1b\n" /* source len */ |
||
| 550 | " .byte 4f - 3f\n" /* replacement len */ |
||
| 6082 | serge | 551 | " .byte 0\n" /* pad len */ |
| 5270 | serge | 552 | ".previous\n" |
| 553 | ".section .discard,\"aw\",@progbits\n" |
||
| 554 | " .byte 0xff + (4f-3f) - (2b-1b)\n" /* size check */ |
||
| 555 | ".previous\n" |
||
| 556 | ".section .altinstr_replacement,\"ax\"\n" |
||
| 557 | "3: movb $0,%0\n" |
||
| 558 | "4:\n" |
||
| 559 | ".previous\n" |
||
| 560 | ".section .altinstructions,\"a\"\n" |
||
| 561 | " .long 1b - .\n" /* src offset */ |
||
| 562 | " .long 5f - .\n" /* repl offset */ |
||
| 563 | " .word %P1\n" /* feature bit */ |
||
| 564 | " .byte 4b - 3b\n" /* src len */ |
||
| 565 | " .byte 6f - 5f\n" /* repl len */ |
||
| 6082 | serge | 566 | " .byte 0\n" /* pad len */ |
| 5270 | serge | 567 | ".previous\n" |
| 568 | ".section .discard,\"aw\",@progbits\n" |
||
| 569 | " .byte 0xff + (6f-5f) - (4b-3b)\n" /* size check */ |
||
| 570 | ".previous\n" |
||
| 571 | ".section .altinstr_replacement,\"ax\"\n" |
||
| 572 | "5: movb $1,%0\n" |
||
| 573 | "6:\n" |
||
| 574 | ".previous\n" |
||
| 575 | : "=qm" (flag) |
||
| 576 | : "i" (bit), "i" (X86_FEATURE_ALWAYS)); |
||
| 577 | return (flag == 2 ? __static_cpu_has_safe(bit) : flag); |
||
| 578 | #endif /* CC_HAVE_ASM_GOTO */ |
||
| 579 | } |
||
| 580 | |||
| 581 | #define static_cpu_has_safe(bit) \ |
||
| 582 | ( \ |
||
| 583 | __builtin_constant_p(boot_cpu_has(bit)) ? \ |
||
| 584 | boot_cpu_has(bit) : \ |
||
| 585 | _static_cpu_has_safe(bit) \ |
||
| 586 | ) |
||
| 587 | #else |
||
| 588 | /* |
||
| 589 | * gcc 3.x is too stupid to do the static test; fall back to dynamic. |
||
| 590 | */ |
||
| 591 | #define static_cpu_has(bit) boot_cpu_has(bit) |
||
| 592 | #define static_cpu_has_safe(bit) boot_cpu_has(bit) |
||
| 593 | #endif |
||
| 594 | |||
| 595 | #define cpu_has_bug(c, bit) cpu_has(c, (bit)) |
||
| 596 | #define set_cpu_bug(c, bit) set_cpu_cap(c, (bit)) |
||
| 597 | #define clear_cpu_bug(c, bit) clear_cpu_cap(c, (bit)) |
||
| 598 | |||
| 599 | #define static_cpu_has_bug(bit) static_cpu_has((bit)) |
||
| 600 | #define static_cpu_has_bug_safe(bit) static_cpu_has_safe((bit)) |
||
| 601 | #define boot_cpu_has_bug(bit) cpu_has_bug(&boot_cpu_data, (bit)) |
||
| 602 | |||
| 603 | #define MAX_CPU_FEATURES (NCAPINTS * 32) |
||
| 604 | #define cpu_have_feature boot_cpu_has |
||
| 605 | |||
| 606 | #define CPU_FEATURE_TYPEFMT "x86,ven%04Xfam%04Xmod%04X" |
||
| 607 | #define CPU_FEATURE_TYPEVAL boot_cpu_data.x86_vendor, boot_cpu_data.x86, \ |
||
| 608 | boot_cpu_data.x86_model |
||
| 609 | |||
| 610 | #endif /* defined(__KERNEL__) && !defined(__ASSEMBLY__) */ |
||
| 611 | #endif /* _ASM_X86_CPUFEATURE_H */ |