Subversion Repositories Kolibri OS

Rev

Details | Last modification | View Log | RSS feed

Rev Author Line No. Line
6515 serge 1
/* Generated automatically by the program `genconstants'
2
   from the machine description file `md'.  */
3
 
4
#ifndef GCC_INSN_CONSTANTS_H
5
#define GCC_INSN_CONSTANTS_H
6
 
7
#define XMM27_REG 64
8
#define XMM9_REG 46
9
#define ST6_REG 14
10
#define MASK5_REG 74
11
#define R13_REG 42
12
#define XMM14_REG 51
13
#define ROUND_CEIL 0x2
14
#define PCOM_TRUE 1
15
#define XMM7_REG 28
16
#define PPERM_SRC 0x00
17
#define PPERM_ZERO 0x80
18
#define MM7_REG 36
19
#define XMM6_REG 27
20
#define ST3_REG 11
21
#define MASK2_REG 71
22
#define R10_REG 39
23
#define XMM11_REG 48
24
#define XMM19_REG 56
25
#define ST1_REG 9
26
#define MASK3_REG 72
27
#define MM4_REG 33
28
#define ST7_REG 15
29
#define COM_FALSE_P 3
30
#define XMM3_REG 24
31
#define XMM24_REG 61
32
#define ST0_REG 8
33
#define MASK7_REG 76
34
#define BND1_REG 78
35
#define COM_FALSE_S 2
36
#define SP_REG 7
37
#define AX_REG 0
38
#define BND0_REG 77
39
#define ROUND_NO_EXC 0x8
40
#define MM1_REG 30
41
#define MM3_REG 32
42
#define XMM1_REG 22
43
#define ROUND_ZERO 3
44
#define XMM16_REG 53
45
#define FPCR_REG 19
46
#define XMM8_REG 45
47
#define XMM4_REG 25
48
#define ST5_REG 13
49
#define XMM23_REG 60
50
#define R12_REG 41
51
#define R9_REG 38
52
#define XMM26_REG 63
53
#define ROUND_MXCSR 0x4
54
#define PCOM_FALSE 0
55
#define MASK4_REG 73
56
#define XMM12_REG 49
57
#define FLAGS_REG 17
58
#define PPERM_INVERT 0x20
59
#define MM6_REG 35
60
#define PPERM_SRC1 0x00
61
#define PPERM_SRC2 0x10
62
#define ST2_REG 10
63
#define MASK1_REG 70
64
#define XMM10_REG 47
65
#define XMM20_REG 57
66
#define ROUND_TRUNC 0x3
67
#define XMM18_REG 55
68
#define DI_REG 5
69
#define ROUND_SAE 8
70
#define XMM25_REG 62
71
#define DX_REG 1
72
#define XMM29_REG 66
73
#define NO_ROUND 4
74
#define BP_REG 6
75
#define XMM5_REG 26
76
#define COM_TRUE_P 5
77
#define COM_TRUE_S 4
78
#define ROUND_FLOOR 0x1
79
#define FPSR_REG 18
80
#define MASK6_REG 75
81
#define R14_REG 43
82
#define XMM28_REG 65
83
#define R15_REG 44
84
#define XMM13_REG 50
85
#define ROUND_NEAREST_INT 0
86
#define PPERM_SIGN 0xc0
87
#define MM0_REG 29
88
#define XMM31_REG 68
89
#define BX_REG 3
90
#define XMM30_REG 67
91
#define ST4_REG 12
92
#define PPERM_INV_SIGN 0xe0
93
#define R11_REG 40
94
#define MM5_REG 34
95
#define PPERM_REVERSE 0x40
96
#define CX_REG 2
97
#define MASK0_REG 69
98
#define R8_REG 37
99
#define SI_REG 4
100
#define XMM22_REG 59
101
#define XMM15_REG 52
102
#define XMM0_REG 21
103
#define XMM17_REG 54
104
#define ROUND_NEG_INF 1
105
#define ROUND_POS_INF 2
106
#define XMM2_REG 23
107
#define PPERM_ONES 0xa0
108
#define XMM21_REG 58
109
#define MM2_REG 31
110
#define PPERM_REV_INV 0x60
111
 
112
enum unspec {
113
  UNSPEC_GOT = 0,
114
  UNSPEC_GOTOFF = 1,
115
  UNSPEC_GOTPCREL = 2,
116
  UNSPEC_GOTTPOFF = 3,
117
  UNSPEC_TPOFF = 4,
118
  UNSPEC_NTPOFF = 5,
119
  UNSPEC_DTPOFF = 6,
120
  UNSPEC_GOTNTPOFF = 7,
121
  UNSPEC_INDNTPOFF = 8,
122
  UNSPEC_PLTOFF = 9,
123
  UNSPEC_MACHOPIC_OFFSET = 10,
124
  UNSPEC_PCREL = 11,
125
  UNSPEC_SIZEOF = 12,
126
  UNSPEC_STACK_ALLOC = 13,
127
  UNSPEC_SET_GOT = 14,
128
  UNSPEC_SET_RIP = 15,
129
  UNSPEC_SET_GOT_OFFSET = 16,
130
  UNSPEC_MEMORY_BLOCKAGE = 17,
131
  UNSPEC_STACK_CHECK = 18,
132
  UNSPEC_TP = 19,
133
  UNSPEC_TLS_GD = 20,
134
  UNSPEC_TLS_LD_BASE = 21,
135
  UNSPEC_TLSDESC = 22,
136
  UNSPEC_TLS_IE_SUN = 23,
137
  UNSPEC_SCAS = 24,
138
  UNSPEC_FNSTSW = 25,
139
  UNSPEC_SAHF = 26,
140
  UNSPEC_PARITY = 27,
141
  UNSPEC_FSTCW = 28,
142
  UNSPEC_FLDCW = 29,
143
  UNSPEC_REP = 30,
144
  UNSPEC_LD_MPIC = 31,
145
  UNSPEC_TRUNC_NOOP = 32,
146
  UNSPEC_DIV_ALREADY_SPLIT = 33,
147
  UNSPEC_PAUSE = 34,
148
  UNSPEC_LEA_ADDR = 35,
149
  UNSPEC_XBEGIN_ABORT = 36,
150
  UNSPEC_STOS = 37,
151
  UNSPEC_PEEPSIB = 38,
152
  UNSPEC_INSN_FALSE_DEP = 39,
153
  UNSPEC_FIX_NOTRUNC = 40,
154
  UNSPEC_MASKMOV = 41,
155
  UNSPEC_MOVMSK = 42,
156
  UNSPEC_RCP = 43,
157
  UNSPEC_RSQRT = 44,
158
  UNSPEC_PSADBW = 45,
159
  UNSPEC_COPYSIGN = 46,
160
  UNSPEC_IEEE_MIN = 47,
161
  UNSPEC_IEEE_MAX = 48,
162
  UNSPEC_SIN = 49,
163
  UNSPEC_COS = 50,
164
  UNSPEC_FPATAN = 51,
165
  UNSPEC_FYL2X = 52,
166
  UNSPEC_FYL2XP1 = 53,
167
  UNSPEC_FRNDINT = 54,
168
  UNSPEC_FIST = 55,
169
  UNSPEC_F2XM1 = 56,
170
  UNSPEC_TAN = 57,
171
  UNSPEC_FXAM = 58,
172
  UNSPEC_FRNDINT_FLOOR = 59,
173
  UNSPEC_FRNDINT_CEIL = 60,
174
  UNSPEC_FRNDINT_TRUNC = 61,
175
  UNSPEC_FRNDINT_MASK_PM = 62,
176
  UNSPEC_FIST_FLOOR = 63,
177
  UNSPEC_FIST_CEIL = 64,
178
  UNSPEC_SINCOS_COS = 65,
179
  UNSPEC_SINCOS_SIN = 66,
180
  UNSPEC_XTRACT_FRACT = 67,
181
  UNSPEC_XTRACT_EXP = 68,
182
  UNSPEC_FSCALE_FRACT = 69,
183
  UNSPEC_FSCALE_EXP = 70,
184
  UNSPEC_FPREM_F = 71,
185
  UNSPEC_FPREM_U = 72,
186
  UNSPEC_FPREM1_F = 73,
187
  UNSPEC_FPREM1_U = 74,
188
  UNSPEC_C2_FLAG = 75,
189
  UNSPEC_FXAM_MEM = 76,
190
  UNSPEC_SP_SET = 77,
191
  UNSPEC_SP_TEST = 78,
192
  UNSPEC_SP_TLS_SET = 79,
193
  UNSPEC_SP_TLS_TEST = 80,
194
  UNSPEC_ROUND = 81,
195
  UNSPEC_CRC32 = 82,
196
  UNSPEC_BEXTR = 83,
197
  UNSPEC_PDEP = 84,
198
  UNSPEC_PEXT = 85,
199
  UNSPEC_KMOV = 86,
200
  UNSPEC_BNDMK = 87,
201
  UNSPEC_BNDMK_ADDR = 88,
202
  UNSPEC_BNDSTX = 89,
203
  UNSPEC_BNDLDX = 90,
204
  UNSPEC_BNDLDX_ADDR = 91,
205
  UNSPEC_BNDCL = 92,
206
  UNSPEC_BNDCU = 93,
207
  UNSPEC_BNDCN = 94,
208
  UNSPEC_MPX_FENCE = 95,
209
  UNSPEC_MOVNTQ = 96,
210
  UNSPEC_PFRCP = 97,
211
  UNSPEC_PFRCPIT1 = 98,
212
  UNSPEC_PFRCPIT2 = 99,
213
  UNSPEC_PFRSQRT = 100,
214
  UNSPEC_PFRSQIT1 = 101,
215
  UNSPEC_MOVNT = 102,
216
  UNSPEC_LOADU = 103,
217
  UNSPEC_STOREU = 104,
218
  UNSPEC_LDDQU = 105,
219
  UNSPEC_PSHUFB = 106,
220
  UNSPEC_PSIGN = 107,
221
  UNSPEC_PALIGNR = 108,
222
  UNSPEC_EXTRQI = 109,
223
  UNSPEC_EXTRQ = 110,
224
  UNSPEC_INSERTQI = 111,
225
  UNSPEC_INSERTQ = 112,
226
  UNSPEC_BLENDV = 113,
227
  UNSPEC_INSERTPS = 114,
228
  UNSPEC_DP = 115,
229
  UNSPEC_MOVNTDQA = 116,
230
  UNSPEC_MPSADBW = 117,
231
  UNSPEC_PHMINPOSUW = 118,
232
  UNSPEC_PTEST = 119,
233
  UNSPEC_PCMPESTR = 120,
234
  UNSPEC_PCMPISTR = 121,
235
  UNSPEC_FMADDSUB = 122,
236
  UNSPEC_XOP_UNSIGNED_CMP = 123,
237
  UNSPEC_XOP_TRUEFALSE = 124,
238
  UNSPEC_XOP_PERMUTE = 125,
239
  UNSPEC_FRCZ = 126,
240
  UNSPEC_AESENC = 127,
241
  UNSPEC_AESENCLAST = 128,
242
  UNSPEC_AESDEC = 129,
243
  UNSPEC_AESDECLAST = 130,
244
  UNSPEC_AESIMC = 131,
245
  UNSPEC_AESKEYGENASSIST = 132,
246
  UNSPEC_PCLMUL = 133,
247
  UNSPEC_PCMP = 134,
248
  UNSPEC_VPERMIL = 135,
249
  UNSPEC_VPERMIL2 = 136,
250
  UNSPEC_VPERMIL2F128 = 137,
251
  UNSPEC_CAST = 138,
252
  UNSPEC_VTESTP = 139,
253
  UNSPEC_VCVTPH2PS = 140,
254
  UNSPEC_VCVTPS2PH = 141,
255
  UNSPEC_VPERMVAR = 142,
256
  UNSPEC_VPERMTI = 143,
257
  UNSPEC_GATHER = 144,
258
  UNSPEC_VSIBADDR = 145,
259
  UNSPEC_VPERMI2 = 146,
260
  UNSPEC_VPERMT2 = 147,
261
  UNSPEC_VPERMI2_MASK = 148,
262
  UNSPEC_UNSIGNED_FIX_NOTRUNC = 149,
263
  UNSPEC_UNSIGNED_PCMP = 150,
264
  UNSPEC_TESTM = 151,
265
  UNSPEC_TESTNM = 152,
266
  UNSPEC_SCATTER = 153,
267
  UNSPEC_RCP14 = 154,
268
  UNSPEC_RSQRT14 = 155,
269
  UNSPEC_FIXUPIMM = 156,
270
  UNSPEC_SCALEF = 157,
271
  UNSPEC_VTERNLOG = 158,
272
  UNSPEC_GETEXP = 159,
273
  UNSPEC_GETMANT = 160,
274
  UNSPEC_ALIGN = 161,
275
  UNSPEC_CONFLICT = 162,
276
  UNSPEC_COMPRESS = 163,
277
  UNSPEC_COMPRESS_STORE = 164,
278
  UNSPEC_EXPAND = 165,
279
  UNSPEC_MASKED_EQ = 166,
280
  UNSPEC_MASKED_GT = 167,
281
  UNSPEC_EMBEDDED_ROUNDING = 168,
282
  UNSPEC_GATHER_PREFETCH = 169,
283
  UNSPEC_SCATTER_PREFETCH = 170,
284
  UNSPEC_EXP2 = 171,
285
  UNSPEC_RCP28 = 172,
286
  UNSPEC_RSQRT28 = 173,
287
  UNSPEC_SHA1MSG1 = 174,
288
  UNSPEC_SHA1MSG2 = 175,
289
  UNSPEC_SHA1NEXTE = 176,
290
  UNSPEC_SHA1RNDS4 = 177,
291
  UNSPEC_SHA256MSG1 = 178,
292
  UNSPEC_SHA256MSG2 = 179,
293
  UNSPEC_SHA256RNDS2 = 180,
294
  UNSPEC_DBPSADBW = 181,
295
  UNSPEC_PMADDUBSW512 = 182,
296
  UNSPEC_PMADDWD512 = 183,
297
  UNSPEC_PSHUFHW = 184,
298
  UNSPEC_PSHUFLW = 185,
299
  UNSPEC_CVTINT2MASK = 186,
300
  UNSPEC_REDUCE = 187,
301
  UNSPEC_FPCLASS = 188,
302
  UNSPEC_RANGE = 189,
303
  UNSPEC_VPMADD52LUQ = 190,
304
  UNSPEC_VPMADD52HUQ = 191,
305
  UNSPEC_VPMULTISHIFT = 192,
306
  UNSPEC_LFENCE = 193,
307
  UNSPEC_SFENCE = 194,
308
  UNSPEC_MFENCE = 195,
309
  UNSPEC_FILD_ATOMIC = 196,
310
  UNSPEC_FIST_ATOMIC = 197,
311
  UNSPEC_LDA = 198,
312
  UNSPEC_STA = 199
313
};
314
#define NUM_UNSPEC_VALUES 200
315
extern const char *const unspec_strings[];
316
 
317
enum unspecv {
318
  UNSPECV_BLOCKAGE = 0,
319
  UNSPECV_STACK_PROBE = 1,
320
  UNSPECV_PROBE_STACK_RANGE = 2,
321
  UNSPECV_ALIGN = 3,
322
  UNSPECV_PROLOGUE_USE = 4,
323
  UNSPECV_SPLIT_STACK_RETURN = 5,
324
  UNSPECV_CLD = 6,
325
  UNSPECV_NOPS = 7,
326
  UNSPECV_RDTSC = 8,
327
  UNSPECV_RDTSCP = 9,
328
  UNSPECV_RDPMC = 10,
329
  UNSPECV_LLWP_INTRINSIC = 11,
330
  UNSPECV_SLWP_INTRINSIC = 12,
331
  UNSPECV_LWPVAL_INTRINSIC = 13,
332
  UNSPECV_LWPINS_INTRINSIC = 14,
333
  UNSPECV_RDFSBASE = 15,
334
  UNSPECV_RDGSBASE = 16,
335
  UNSPECV_WRFSBASE = 17,
336
  UNSPECV_WRGSBASE = 18,
337
  UNSPECV_FXSAVE = 19,
338
  UNSPECV_FXRSTOR = 20,
339
  UNSPECV_FXSAVE64 = 21,
340
  UNSPECV_FXRSTOR64 = 22,
341
  UNSPECV_XSAVE = 23,
342
  UNSPECV_XRSTOR = 24,
343
  UNSPECV_XSAVE64 = 25,
344
  UNSPECV_XRSTOR64 = 26,
345
  UNSPECV_XSAVEOPT = 27,
346
  UNSPECV_XSAVEOPT64 = 28,
347
  UNSPECV_XSAVES = 29,
348
  UNSPECV_XRSTORS = 30,
349
  UNSPECV_XSAVES64 = 31,
350
  UNSPECV_XRSTORS64 = 32,
351
  UNSPECV_XSAVEC = 33,
352
  UNSPECV_XSAVEC64 = 34,
353
  UNSPECV_FNSTENV = 35,
354
  UNSPECV_FLDENV = 36,
355
  UNSPECV_FNSTSW = 37,
356
  UNSPECV_FNCLEX = 38,
357
  UNSPECV_RDRAND = 39,
358
  UNSPECV_RDSEED = 40,
359
  UNSPECV_XBEGIN = 41,
360
  UNSPECV_XEND = 42,
361
  UNSPECV_XABORT = 43,
362
  UNSPECV_XTEST = 44,
363
  UNSPECV_NLGR = 45,
364
  UNSPECV_CLWB = 46,
365
  UNSPECV_PCOMMIT = 47,
366
  UNSPECV_CLFLUSHOPT = 48,
367
  UNSPECV_MONITORX = 49,
368
  UNSPECV_MWAITX = 50,
369
  UNSPECV_EMMS = 51,
370
  UNSPECV_FEMMS = 52,
371
  UNSPECV_LDMXCSR = 53,
372
  UNSPECV_STMXCSR = 54,
373
  UNSPECV_CLFLUSH = 55,
374
  UNSPECV_MONITOR = 56,
375
  UNSPECV_MWAIT = 57,
376
  UNSPECV_VZEROALL = 58,
377
  UNSPECV_VZEROUPPER = 59,
378
  UNSPECV_CMPXCHG = 60,
379
  UNSPECV_XCHG = 61,
380
  UNSPECV_LOCK = 62
381
};
382
#define NUM_UNSPECV_VALUES 63
383
extern const char *const unspecv_strings[];
384
 
385
#endif /* GCC_INSN_CONSTANTS_H */