Details | Last modification | View Log | RSS feed
| Rev | Author | Line No. | Line |
|---|---|---|---|
| 6146 | serge | 1 | /* |
| 2 | * Copyright © <2010>, Intel Corporation. |
||
| 3 | * |
||
| 4 | * Permission is hereby granted, free of charge, to any person obtaining a |
||
| 5 | * copy of this software and associated documentation files (the |
||
| 6 | * "Software"), to deal in the Software without restriction, including |
||
| 7 | * without limitation the rights to use, copy, modify, merge, publish, |
||
| 8 | * distribute, sub license, and/or sell copies of the Software, and to |
||
| 9 | * permit persons to whom the Software is furnished to do so, subject to |
||
| 10 | * the following conditions: |
||
| 11 | * |
||
| 12 | * The above copyright notice and this permission notice (including the |
||
| 13 | * next paragraph) shall be included in all copies or substantial portions |
||
| 14 | * of the Software. |
||
| 15 | * |
||
| 16 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS |
||
| 17 | * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF |
||
| 18 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. |
||
| 19 | * IN NO EVENT SHALL PRECISION INSIGHT AND/OR ITS SUPPLIERS BE LIABLE FOR |
||
| 20 | * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, |
||
| 21 | * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE |
||
| 22 | * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. |
||
| 23 | * |
||
| 24 | */ |
||
| 25 | // Modual name: ME_header.inc |
||
| 26 | // |
||
| 27 | // Global symbols define |
||
| 28 | // |
||
| 29 | |||
| 30 | /* |
||
| 31 | * Constant |
||
| 32 | */ |
||
| 33 | define(`VME_MESSAGE_TYPE_INTER', `1') |
||
| 34 | define(`VME_MESSAGE_TYPE_INTRA', `2') |
||
| 35 | define(`VME_MESSAGE_TYPE_MIXED', `3') |
||
| 36 | |||
| 37 | define(`BLOCK_32X1', `0x0000001F') |
||
| 38 | define(`BLOCK_4X16', `0x000F0003') |
||
| 39 | |||
| 40 | define(`LUMA_INTRA_16x16_DISABLE', `0x1') |
||
| 41 | define(`LUMA_INTRA_8x8_DISABLE', `0x2') |
||
| 42 | define(`LUMA_INTRA_4x4_DISABLE', `0x4') |
||
| 43 | |||
| 44 | define(`INTRA_PRED_AVAIL_FLAG_AE', `0x60') |
||
| 45 | define(`INTRA_PRED_AVAIL_FLAG_B', `0x10') |
||
| 46 | define(`INTRA_PRED_AVAIL_FLAG_C', `0x8') |
||
| 47 | define(`INTRA_PRED_AVAIL_FLAG_D', `0x4') |
||
| 48 | |||
| 49 | define(`BIND_IDX_VME', `0') |
||
| 50 | define(`BIND_IDX_VME_REF0', `1') |
||
| 51 | define(`BIND_IDX_VME_REF1', `2') |
||
| 52 | define(`BIND_IDX_OUTPUT', `3') |
||
| 53 | define(`BIND_IDX_INEP', `4') |
||
| 54 | |||
| 55 | define(`SUB_PEL_MODE_INTEGER', `0x00000000') |
||
| 56 | define(`SUB_PEL_MODE_HALF', `0x00001000') |
||
| 57 | define(`SUB_PEL_MODE_QUARTER', `0x00003000') |
||
| 58 | |||
| 59 | define(`INTER_SAD_NONE', `0x00000000') |
||
| 60 | define(`INTER_SAD_HAAR', `0x00200000') |
||
| 61 | |||
| 62 | define(`INTRA_SAD_NONE', `0x00000000') |
||
| 63 | define(`INTRA_SAD_HAAR', `0x00800000') |
||
| 64 | |||
| 65 | define(`INTER_PART_MASK', `0x00000000') |
||
| 66 | |||
| 67 | define(`SEARCH_CTRL_SINGLE', `0x00000000') |
||
| 68 | define(`SEARCH_CTRL_DUAL_START', `0x00000100') |
||
| 69 | define(`SEARCH_CTRL_DUAL_RECORD', `0x00000300') |
||
| 70 | define(`SEARCH_CTRL_DUAL_REFERENCE', `0x00000700') |
||
| 71 | |||
| 72 | define(`REF_REGION_SIZE', `0x2830:UW') |
||
| 73 | define(`MIN_REF_REGION_SIZE', `0x2020:UW') |
||
| 74 | define(`DREF_REGION_SIZE', `0x2020:UW') |
||
| 75 | |||
| 76 | define(`BI_SUB_MB_PART_MASK', `0x0c000000') |
||
| 77 | define(`MAX_NUM_MV', `0x00000020') |
||
| 78 | define(`FB_PRUNING_ENABLE', `0x40000000') |
||
| 79 | define(`FB_PRUNING_DISABLE', `0x00000000') |
||
| 80 | |||
| 81 | define(`SEARCH_PATH_LEN', `0x00003030') |
||
| 82 | define(`START_CENTER', `0x30000000') |
||
| 83 | |||
| 84 | define(`ADAPTIVE_SEARCH_ENABLE', `0x00000002') |
||
| 85 | define(`INTRA_PREDICTORE_MODE', `0x11111111:UD') |
||
| 86 | |||
| 87 | define(`INTER_VME_OUTPUT_IN_OWS', `10') |
||
| 88 | define(`INTER_VME_OUTPUT_MV_IN_OWS', `8') |
||
| 89 | |||
| 90 | define(`INTRAMBFLAG_MASK', `0x00002000') |
||
| 91 | define(`MVSIZE_UW_BASE', `0x0040') |
||
| 92 | define(`MFC_MV32_BIT_SHIFT', `5') |
||
| 93 | define(`CBP_DC_YUV_UW', `0x000E') |
||
| 94 | |||
| 95 | define(`DC_HARR_ENABLE', `0x0000') |
||
| 96 | define(`DC_HARR_DISABLE', `0x0020') |
||
| 97 | |||
| 98 | define(`MV32_BIT_MASK', `0x0020') |
||
| 99 | define(`MV32_BIT_SHIFT', `5') |
||
| 100 | |||
| 101 | define(`OBW_CACHE_TYPE', `10') |
||
| 102 | |||
| 103 | |||
| 104 | define(`OBW_MESSAGE_TYPE', `8') |
||
| 105 | |||
| 106 | define(`OBW_BIND_IDX', `BIND_IDX_OUTPUT') |
||
| 107 | |||
| 108 | define(`OBW_CONTROL_0', `0') /* 1 OWord, low 128 bits */ |
||
| 109 | define(`OBW_CONTROL_1', `1') /* 1 OWord, high 128 bits */ |
||
| 110 | define(`OBW_CONTROL_2', `2') /* 2 OWords */ |
||
| 111 | define(`OBW_CONTROL_3', `3') /* 4 OWords */ |
||
| 112 | define(`OBW_CONTROL_8', `4') /* 8 OWords */ |
||
| 113 | |||
| 114 | define(`FME_REPART_ENABLE', `0x80000000') |
||
| 115 | define(`FME_REPART_DISABLE', `0x00000000') |
||
| 116 | define(`FME_SINGLE_PARTION', `0x00000000') |
||
| 117 | define(`FME_MUL_PARTION', `0x00000008') |
||
| 118 | |||
| 119 | |||
| 120 | define(`OBW_WRITE_COMMIT_CATEGORY', `0') /* category on Ivybridge */ |
||
| 121 | |||
| 122 | |||
| 123 | define(`OBW_HEADER_PRESENT', `1') |
||
| 124 | |||
| 125 | /* GRF registers |
||
| 126 | * r0 header |
||
| 127 | * r1~r4 constant buffer (reserved) |
||
| 128 | * r5 inline data |
||
| 129 | * r6~r11 reserved |
||
| 130 | * r12 write back of VME message |
||
| 131 | * r13 write back of Oword Block Write |
||
| 132 | */ |
||
| 133 | /* |
||
| 134 | * GRF 0 -- header |
||
| 135 | */ |
||
| 136 | define(`thread_id_ub', `r0.20<0,1,0>:UB') /* thread id in payload */ |
||
| 137 | |||
| 138 | /* |
||
| 139 | * GRF 1~4 -- Constant Buffer (reserved) |
||
| 140 | */ |
||
| 141 | |||
| 142 | /* |
||
| 143 | * GRF 5 -- inline data |
||
| 144 | */ |
||
| 145 | define(`inline_reg0', `r5') |
||
| 146 | define(`w_in_mb_uw', `inline_reg0.2') |
||
| 147 | define(`orig_xy_ub', `inline_reg0.0') |
||
| 148 | define(`orig_x_ub', `inline_reg0.0') /* in macroblock */ |
||
| 149 | define(`orig_y_ub', `inline_reg0.1') |
||
| 150 | define(`transform_8x8_ub', `inline_reg0.4') |
||
| 151 | define(`input_mb_intra_ub', `inline_reg0.5') |
||
| 152 | define(`num_macroblocks', `inline_reg0.6') |
||
| 153 | define(`quality_level_ub', `inline_reg0.7') |
||
| 154 | |||
| 155 | /* |
||
| 156 | * GRF 6~11 -- reserved |
||
| 157 | */ |
||
| 158 | |||
| 159 | /* |
||
| 160 | * GRF 12~15 -- write back for VME message |
||
| 161 | */ |
||
| 162 | define(`vme_wb', `r12') |
||
| 163 | define(`vme_wb0', `r12') |
||
| 164 | define(`vme_wb1', `r13') |
||
| 165 | define(`vme_wb2', `r14') |
||
| 166 | define(`vme_wb3', `r15') |
||
| 167 | define(`vme_wb4', `r16') |
||
| 168 | define(`vme_wb5', `r17') |
||
| 169 | define(`vme_wb6', `r18') |
||
| 170 | |||
| 171 | |||
| 172 | /* |
||
| 173 | * GRF 24 -- write for VME output message |
||
| 174 | */ |
||
| 175 | define(`obw_wb', `null<1>:W') |
||
| 176 | define(`obw_wb_length', `0') |
||
| 177 | |||
| 178 | |||
| 179 | /* |
||
| 180 | * GRF 28~30 -- Intra Neighbor Edge Pixels |
||
| 181 | */ |
||
| 182 | define(`INEP_ROW', `r28') |
||
| 183 | define(`INEP_COL0', `r29') |
||
| 184 | define(`INEP_COL1', `r30') |
||
| 185 | |||
| 186 | /* |
||
| 187 | * temporary registers |
||
| 188 | */ |
||
| 189 | define(`tmp_reg0', `r32') |
||
| 190 | define(`read0_header', `tmp_reg0') |
||
| 191 | define(`tmp_reg1', `r33') |
||
| 192 | define(`read1_header', `tmp_reg1') |
||
| 193 | define(`tmp_reg2', `r34') |
||
| 194 | define(`vme_m0', `tmp_reg2') |
||
| 195 | define(`tmp_reg3', `r35') |
||
| 196 | define(`vme_m1', `tmp_reg3') |
||
| 197 | define(`intra_flag', `vme_m1.28') |
||
| 198 | define(`intra_part_mask_ub', `vme_m1.28') |
||
| 199 | define(`mb_intra_struct_ub', `vme_m1.29') |
||
| 200 | define(`tmp_reg4', `r36') |
||
| 201 | define(`obw_m0', `tmp_reg4') |
||
| 202 | define(`tmp_reg5', `r37') |
||
| 203 | define(`obw_m1', `tmp_reg5') |
||
| 204 | define(`tmp_reg6', `r38') |
||
| 205 | define(`obw_m2', `tmp_reg6') |
||
| 206 | define(`tmp_reg7', `r39') |
||
| 207 | define(`obw_m3', `tmp_reg7') |
||
| 208 | define(`tmp_reg8', `r40') |
||
| 209 | define(`obw_m4', `tmp_reg8') |
||
| 210 | define(`tmp_reg9', `r41') |
||
| 211 | define(`tmp_x_w', `tmp_reg9.0') |
||
| 212 | define(`tmp_rega', `r42') |
||
| 213 | define(`tmp_ud0', `tmp_rega.0') |
||
| 214 | define(`tmp_ud1', `tmp_rega.4') |
||
| 215 | define(`tmp_ud2', `tmp_rega.8') |
||
| 216 | define(`tmp_ud3', `tmp_rega.12') |
||
| 217 | define(`tmp_uw0', `tmp_rega.0') |
||
| 218 | define(`tmp_uw1', `tmp_rega.2') |
||
| 219 | define(`tmp_uw2', `tmp_rega.4') |
||
| 220 | define(`tmp_uw3', `tmp_rega.6') |
||
| 221 | define(`tmp_uw4', `tmp_rega.8') |
||
| 222 | define(`tmp_uw5', `tmp_rega.10') |
||
| 223 | define(`tmp_uw6', `tmp_rega.12') |
||
| 224 | define(`tmp_uw7', `tmp_rega.14') |
||
| 225 | |||
| 226 | define(`vme_m2', `r43') |
||
| 227 | /* |
||
| 228 | * MRF registers |
||
| 229 | */ |
||
| 230 | |||
| 231 | define(`msg_ind', `64') |
||
| 232 | define(`msg_reg0', `r64') |
||
| 233 | define(`msg_reg1', `r65') |
||
| 234 | define(`msg_reg2', `r66') |
||
| 235 | define(`msg_reg3', `r67') |
||
| 236 | define(`msg_reg4', `r68') |
||
| 237 | define(`msg_reg5', `r69') |
||
| 238 | define(`msg_reg6', `r70') |
||
| 239 | define(`msg_reg7', `r71') |
||
| 240 | define(`msg_reg8', `r72') |
||
| 241 | define(`msg_reg9', `r73') |
||
| 242 | |||
| 243 | define(`ts_msg_ind', `112') |
||
| 244 | define(`ts_msg_reg0', `r112') |
||
| 245 | /* |
||
| 246 | * VME message payload |
||
| 247 | */ |
||
| 248 | |||
| 249 | define(`vme_msg_length', `5') |
||
| 250 | define(`vme_inter_wb_length', `6') |
||
| 251 | define(`vme_intra_wb_length', `1') |
||
| 252 | |||
| 253 | define(`vme_msg_ind', `msg_ind') |
||
| 254 | define(`vme_msg_0', `msg_reg0') |
||
| 255 | define(`vme_msg_1', `msg_reg1') |
||
| 256 | define(`vme_msg_2', `msg_reg2') |
||
| 257 | |||
| 258 | define(`vme_msg_3', `msg_reg3') |
||
| 259 | define(`vme_msg_4', `msg_reg4') |
||
| 260 | |||
| 261 | |||
| 262 | define(`vme_msg_5', `msg_reg5') |
||
| 263 | define(`vme_msg_6', `msg_reg6') |
||
| 264 | define(`vme_msg_7', `msg_reg7') |
||
| 265 | define(`vme_msg_8', `msg_reg8') |
||
| 266 | define(`vme_msg_9', `msg_reg9') |
||
| 267 | |||
| 268 | define(`RETURN_REG', `r127.0') |
||
| 269 | define(`RET_ARG', `r127.4') |
||
| 270 | |||
| 271 | /* Now at most two registers are used for input parameter */ |
||
| 272 | define(`INPUT_ARG0', `r125') |
||
| 273 | define(`INPUT_ARG1', `r126') |
||
| 274 | |||
| 275 | /* Two temporal registers are used in the function */ |
||
| 276 | define(`TEMP_VAR0', `r123') |
||
| 277 | define(`TEMP_VAR1', `r124') |
||
| 278 | |||
| 279 | |||
| 280 | define(`OBR_MESSAGE_TYPE', `0') |
||
| 281 | define(`OBR_CACHE_TYPE', `10') |
||
| 282 | define(`OBR_BIND_IDX', `BIND_IDX_OUTPUT') |
||
| 283 | |||
| 284 | define(`OBR_CONTROL_0', `0') /* 1 OWord, low 128 bits */ |
||
| 285 | define(`OBR_CONTROL_1', `1') /* 1 OWord, high 128 bits */ |
||
| 286 | define(`OBR_CONTROL_2', `2') /* 2 OWords */ |
||
| 287 | define(`OBR_CONTROL_4', `3') /* 4 OWords */ |
||
| 288 | define(`OBR_CONTROL_8', `4') /* 8 OWords */ |
||
| 289 | define(`OBR_WRITE_COMMIT_CATEGORY', `0') /* category on SNB+ for Data port */ |
||
| 290 | define(`OBR_HEADER_PRESENT', `1') |
||
| 291 | |||
| 292 | define(`mb_hwdep', `r5.6') |
||
| 293 | define(`MB_AVAIL', `1:d') |
||
| 294 | define(`MB_PRED_FLAG', `1:w') |
||
| 295 | |||
| 296 | define(`mb_pred_mode', `r85') |
||
| 297 | define(`mb_mvp_ref', `r86') |
||
| 298 | define(`mba_result', `r87') |
||
| 299 | define(`mbb_result', `r88') |
||
| 300 | define(`mbc_result', `r89') |
||
| 301 | define(`mb_ind', `90') |
||
| 302 | define(`mb_msg0', `r90') |
||
| 303 | define(`mb_msg_tmp', `r91') |
||
| 304 | define(`mb_wb', `r92') |
||
| 305 | define(`mb_mode_wb', `r92') |
||
| 306 | define(`mb_mv0', `r93') |
||
| 307 | define(`mb_mv1', `r94') |
||
| 308 | define(`mb_mv2', `r95') |
||
| 309 | define(`mb_mv3', `r96') |
||
| 310 | define(`mb_ref', `r97') |
||
| 311 | define(`mb_ref_win', `r84') |
||
| 312 | |||
| 313 | define(`PRED_L0', `0x0':uw) |
||
| 314 | define(`PRED_L1', `0x1':uw) |
||
| 315 | define(`PRED_BI', `0x2':uw) |
||
| 316 | define(`PRED_DIRECT', `0x3':uw) |
||
| 317 | define(`PRED_MASK', `0x3':uw) |
||
| 318 | |||
| 319 | /* The MAX search len per reference is 16 */ |
||
| 320 | define(`DSEARCH_PATH_LEN', `0x00001212') |
||
| 321 | define(`BI_WEIGHT', `0x20':uw) |
||
| 322 | define(`DSTART_CENTER', `0x00000000') |
||
| 323 | define(`INTER_MASK', `0x03') |
||
| 324 | define(`INTER_16X16MODE', `0x0') |
||
| 325 | define(`INTER_16X8MODE', `0x01') |
||
| 326 | define(`INTER_8X16MODE', `0x02') |
||
| 327 | define(`INTER_8X8MODE', `0x03') |
||
| 328 | define(`INTER_BLOCK0', `0x0') |
||
| 329 | define(`INTER_BLOCK1', `0x1') |
||
| 330 | define(`INTER_BLOCK2', `0x2') |
||
| 331 | define(`INTER_BLOCK3', `0x3') |
||
| 332 | define(`INTER_16X8MODE', `0x01') |
||
| 333 | define(`INTER_8X16MODE', `0x02') |
||
| 334 | |||
| 335 | define(`OBR_MESSAGE_FENCE', `7') |
||
| 336 | define(`OBR_MF_NOCOMMIT', `0') |
||
| 337 | define(`OBR_MF_COMMIT', `0x20') |
||
| 338 | |||
| 339 | define(`DEFAULT_QUALITY_LEVEL', `0x01') |
||
| 340 | define(`HIGH_QUALITY_LEVEL', `DEFAULT_QUALITY_LEVEL') |
||
| 341 | define(`LOW_QUALITY_LEVEL', `0x02') |